FPGA Implementation of a Real-Time Edge Detection System Based on an Improved Canny Algorithm
Source abstract
Abstract
Canny edge detection is one of the most widely used edge detection algorithms due to its superior performance. However, it is a complex, time-consuming process and has a high hardware cost. To overcome these issues, an improved Canny algorithm is proposed in this paper. It uses the Sobel operator and approximation methods to calculate the gradient magnitude and direction for replacing complex operations with reduced hardware costs. Otsu’s algorithm is introduced to adaptively determine the image threshold. However, Otsu’s algorithm has division operations, and the division operation is complex and has low efficiency and slow speed. We introduce a logarithmic unit to turn the division into a subtraction operation that is easy to implement by hardware but does not affect the selection of the threshold. Experimental results show that the system can detect the edge of the image well without adjusting the threshold value when the external environment changes and requires only 1.231 ms to detect the edges of the 512 × 512 image when clocked at 50 MHz. Compared with existing FPGA implementations, our implementation uses the least amount of logical resources. Thus, it is more suitable for platforms that have limited logical resources.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Image and Object Detection Techniques · Medical Image Segmentation Techniques · Advanced Neural Network Applications
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
State Key Laboratory of Mining Response and Disaster Prevention and Control in Deep Coal Mines, School of Electrical and Information Engineering, Anhui University of Science and Technology, Huainan 232001, China
Funding
Independent Research fund of The State Key Laboratory of Mining Response and Disaster Prevention and Control in Deep Coal Mines · Key Research and Development Plan Anhui Province
References (29)
Show source-provided references
1. Roberts, L.G. (1965). Machine perception of 3D solids. Optical and Electro-Optical Information Processing, MIT Press.
2. Gonzalez, R.C., and Woods, R.E. (2008). Digital Image Processing, Prentice Hall.
3. Design of an image edge detection filter using the sobel operator10.1109/4.996 ↗
4. Constraints on the design of template masks for edge detection10.1016/0167-8655(86)90032-2 ↗
5. A computation approach to edge detection10.1109/TPAMI.1986.4767851 ↗
6. Gentsos, C., Sotiropoulou, C.L., and Nikolaidis, S. (2010, January 12–15). Real-Time Canny Edge Detection Parallel Implementation for FPGAs. Proceedings of the 17th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Athens, Greece.10.1109/ICECS.2010.5724558 ↗
7. He, W., and Yuan, K. (2008, January 25–27). An Improved Canny Edge Detector and its Realization on FPGA. Proceedings of the 7th World Congress on Intelligent Control and Automation (WCICA), Chongqing, China.
8. A Distributed Canny Edge Detector: Algorithm and FPGA Implementation10.1109/TIP.2014.2311656 ↗
9. FPGA implementation of cost-effective robust Canny edge detection algorithm10.1007/s11554-016-0582-2 ↗
10. Using Canny Criteria to derive a recursively implemented optimal Edge detector10.1007/BF00123164 ↗
11. Torres, L., Robert, M., Bourennane, E., and Paindavoine, M. (September, January 29). Implementation of a Recursive Real Time Edge Detector Using Retiming Technique. Proceedings of the Asia and South Pacific IFIP International Conference on Very Large Scale Integration, Chiba, Japan.
12. Lorea, F.G., Kessal, L., and Demigny, D. (1997, January 26–29). Efficient ASIC and FPGA implementation of IIR filters for Real Time Edge Detection. Proceedings of the IEEE International Conference on Image Processing (ICIP-97), Santa Barbara, CA, USA.
13. Design and performance evaluation of image processing algorithms on GPUs10.1109/TPDS.2010.115 ↗
14. A survey of general-purpose computation on graphics hardware10.1111/j.1467-8659.2007.01012.x ↗
15. Luo, Y., and Duraiswami, R. (2008, January 23–28). Canny edge detection on NVIDIA CUDA. Proceedings of the 2008 IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshop (CVPRW), Anchorage, AK, USA.
16. Palomar, R., Palomares, J.M., Castillo, J.M., Olivares, J., and GomezLuna, J. (2011). Parallelizing and optimizing lip-Canny using NVIDIA CUDA. IEA/AIE 2010: Trends in Applied Intelligent Systems, Proceedings of the 23rd International Conference on Industrial Engineering and Other Applications of Applied Intelligent Systems, Cordoba, Spain, 1–4 June 2010, Springer.
17. Lourenco, L.H.A. (2012, January 17–19). Efficient implementation of Canny edge detection filter for ITK using CUDA. Proceedings of the 13th Symposium on Computer Systems, Petropolis, Brazil.10.1109/WSCAD-SSC.2012.21 ↗
18. A threshold selection method from gray-level histograms10.1109/TSMC.1979.4310076 ↗
19. Pandey, J.G., Karmakar, A., and Shekhar, C. (2014, January 5–9). A Novel Architecture for FPGA Implementation of Otsu’s Global Automatic Image Thresholding Algorithm. Proceedings of the 27th International Conference on VLSI Design and 13th International Conference on Embedded Systems, Mumbai, India.10.1109/VLSID.2014.58 ↗
20. Albert, F., Monsalve, T., and Median, J.V. (September, January 31). Hardware implementation of ISODATA and Otsu thresholding algorithms. Proceedings of the XXI Symposium on Signal Processing, Images and Artificial Vision (STSIVA), Bucaramanga, Colombia.
21. FPGA implementation of image edge detection based on four algorithms of GAUSS-filter, Sobel, NMS and OTSU10.3788/YJYXS20203503.0250 ↗
22. Sun, J.C., Wang, Z.Y., and Li, Z.G. (2019, January 20–22). Implementation of Sobel Edge Detection algorithm and VGA display based on FPGA. Proceedings of the IEEE 4th Advanced Information Technology, Electronic and Automation Control Conference (IAEAC), Chengdu, China.
23. Tippett, J.T., Borkowitz, D.A., Clapp, L.C., Koester, C.J., and Vanderburgh, J.A. (1965). Optical and Electro-Optical Information Processing, MIT Press.
24. CORDIC based parallel/pipelined architecture for the Hough transform10.1007/BF00924986 ↗
25. A Pipelined Architecture for Real-Time Correction of Barrel Distortion in Wide-Angle Camera Images10.1109/TCSVT.2004.842609 ↗
26. CMOS VLSI Implementation of a Low-Power Logarithmic Converter10.1109/TC.2003.1244940 ↗
27. A 231-MHz, 2.18-mW 32-bit Logarithmic Arithmetic Unit for Fixed-Point 3-D Graphics System10.1109/JSSC.2006.882887 ↗
28. Abed, K.H., and Siferd, R.E. (2000, January 8–11). CMOS VLSI Implementation of 16-bit Logarithm and Anti-logarithm Converters. Proceedings of the IEEE 43rd Midwest Symposium on Circuits and Systems, Lansing, MI, USA.
29. (2015, May 24). Standard Test Image Database. Available online: http://www.imageprocessingplace.com/.