Physical Side-Channel Attacks on Embedded Neural Networks: A Survey
Source abstract
Abstract
During the last decade, Deep Neural Networks (DNN) have progressively been integrated on all types of platforms, from data centers to embedded systems including low-power processors and, recently, FPGAs. Neural Networks (NN) are expected to become ubiquitous in IoT systems by transforming all sorts of real-world applications, including applications in the safety-critical and security-sensitive domains. However, the underlying hardware security vulnerabilities of embedded NN implementations remain unaddressed. In particular, embedded DNN implementations are vulnerable to Side-Channel Analysis (SCA) attacks, which are especially important in the IoT and edge computing contexts where an attacker can usually gain physical access to the targeted device. A research field has therefore emerged and is rapidly growing in terms of the use of SCA including timing, electromagnetic attacks and power attacks to target NN embedded implementations. Since 2018, research papers have shown that SCA enables an attacker to recover inference models architectures and parameters, to expose industrial IP and endangers data confidentiality and privacy. Without a complete review of this emerging field in the literature so far, this paper surveys state-of-the-art physical SCA attacks relative to the implementation of embedded DNNs on micro-controllers and FPGAs in order to provide a thorough analysis on the current landscape. It provides a taxonomy and a detailed classification of current attacks. It first discusses mitigation techniques and then provides insights for future research leads.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Cryptographic Implementations and Security · Physical Unclonable Functions (PUFs) and Hardware Security · Security and Verification in Computing
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Univ Nantes, CNRS, IETR UMR 6164, F-44000 Nantes, France
CentraleSupélec, CNRS, IETR UMR 6164, F-35576 Cesson-Sévigné, France
References (53)
Show source-provided references
1. A Survey of FPGA-Based Accelerators for Convolutional Neural Networks10.1007/s00521-018-3761-1 ↗
2. Abdelouahab, K., Pelcat, M., Serot, J., and Berry, F. (2018). Accelerating CNN inference on FPGAs: A survey. arXiv.
3. Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks10.1145/3007787.3001177 ↗
4. Tactics to Directly Map CNN Graphs on Embedded FPGAs10.1109/LES.2017.2743247 ↗
5. QaisarAhmadAlBadawi, A., Chao, J., Lin, J., Mun, C.F., Jie, S.J., Tan, B.H.M., Nan, X., Khin, A.M.M., and Chandrasekhar, V. (2020). Towards the AlexNet Moment for Homomorphic Encryption: HCNN, the First Homomorphic CNN on Encrypted Data with GPUs. IEEE Trans. Emerg. Top. Comput.10.1109/TETC.2020.3014636 ↗
6. Bourse, F., Minelli, M., Minihold, M., and Paillier, P. (2018, January 19–23). Fast Homomorphic Evaluation of Deep Discretized Neural Networks. Proceedings of the Annual International Cryptology Conference, Santa Barbara, CA, USA.10.1007/978-3-319-96878-0_17 ↗
7. Hesamifard, E., Takabi, H., and Ghasemi, M. (2017). CryptoDL: Deep Neural Networks over Encrypted Data. arXiv.
8. Chillotti, I., Joye, M., and Paillier, P. (2021, July 22). New Challenges for Fully Homomorphic Encryption. Privacy-Preserving Machine Learning (PPML-PriML 2020) NeurIPS 2020 Workshop. Available online: https://ppml-workshop.github.io/ppml20/pdfs/Chillotti_et_al.pdf.
9. Goodfellow, I., Bengio, Y., and Courville, A. (2016). Deep Learning, MIT Press. Available online: http://www.deeplearningbook.org.
10. Activation functions in neural networks
11. Efficient Processing of Deep Neural Networks: A Tutorial and Survey10.1109/JPROC.2017.2761740 ↗
12. Hubara, I., Courbariaux, M., Soudry, D., El-Yaniv, R., and Bengio, Y. (2016, January 5–10). Binarized Neural networks. Proceedings of the 30th International Conference on Neural Information Processing Systems, Barcelona, Spain.
13. Binary neural networks: A survey10.1016/j.patcog.2020.107281 ↗
14. Jap, D., Yli-Mäyry, V., Ito, A., Ueno, R., Bhasin, S., and Homma, N. (2020, January 19–22). Practical Side-Channel Based Model Extraction Attack on Tree-Based Machine Learning Algorithm. Proceedings of the International Conference on Applied Cryptography and Network Security, Rome, Italy.10.1007/978-3-030-61638-0_6 ↗
15. Systematic Classification of Side-Channel Attacks: A Case Study for Mobile Devices10.1109/COMST.2017.2779824 ↗
16. Kocher, P., Jaffe, J., and Jun, B. (1999, January 15–19). Differential Power Analysis. Proceedings of the Annual International Cryptology Conference, Santa Barbara, CA, USA.10.1007/3-540-48405-1_25 ↗
17. Brier, E., Clavier, C., and Olivier, F. (2004, January 11–13). Correlation Power Analysis with a Leakage Model. Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems, Cambridge, MA, USA.10.1007/978-3-540-28632-5_2 ↗
18. Gilad-Bachrach, R., Dowlin, N., Laine, K., Lauter, K., Naehrig, M., and Wernsing, J. (2016, January 19–24). CryptoNets: Applying Neural Networks to Encrypted Data with High Throughput and Accuracy. Proceedings of the 33rd International Conference on Machine Learning, New York, NY, USA.
19. Wei, L., Luo, B., Li, Y., Liu, Y., and Xu, Q. (2018, January 3–7). I Know What You See: Power Side-Channel Attack on Convolutional Neural Network Accelerators. Proceedings of the 34th Annual Computer Security Applications Conference, San Juan, PR, USA.10.1145/3274694.3274696 ↗
20. Batina, L., Bhasin, S., Jap, D., and Picek, S. (2019, January 14–16). CSI NN: Reverse Engineering of Neural Network Architectures Through Electromagnetic Side Channel. Proceedings of the 28th USENIX Security Symposium (USENIX Security 19), Santa Clara, CA, USA.
21. Batina, L., Bhasin, S., Jap, D., and Picek, S. (2018). CSI Neural Network: Using Side-channels to Recover Your Artificial Neural Network Information. arXiv.
22. Side channel attacks for architecture extraction of neural networks10.1049/cit2.12026 ↗
23. Xu, Q., Arafin, M.T., and Qu, G. (2021, January 18–21). Security of Neural Networks from Hardware Perspective: A Survey and Beyond. Proceedings of the 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC), Tokyo, Japan.10.1145/3394885.3431639 ↗
24. Joud, R., Moellic, P.A., Bernhard, R., and Rigaud, J.B. (2021). A Review of Confidentiality Threats Against Embedded Neural Network Models. arXiv.10.1109/WF-IoT51360.2021.9595434 ↗
25. A Survey on hardware security of DNN models and accelerators10.1016/j.sysarc.2021.102163 ↗
26. Lai, L., Suda, N., and Chandra, V. (2018). CMSIS-NN: Efficient Neural Network Kernels for Arm Cortex-M CPUs. arXiv.
27. The MNIST Database of Handwritten Digit Images for Machine Learning Research [Best of the Web]10.1109/MSP.2012.2211477 ↗
28. Alex, K., Vinod, N., and Geoffrey, H. (2021, July 22). CIFAR-10 (Canadian Institute for Advanced Research). Available online: http://www.cs.toronto.edu/~kriz/cifar.html.
29. Maji, S., Banerjee, U., and Chandrakasan, A.P. (2021). Leaky Nets: Recovering Embedded Neural Network Models and Inputs through Simple Power and Timing Side-Channels–Attacks and Defenses. IEEE Internet Things J.10.1109/JIOT.2021.3061314 ↗
30. Yoshida, K., Kubota, T., Shiozaki, M., and Fujino, T. (May, January 28). Model-Extraction Attack Against FPGA-DNN Accelerator Utilizing Correlation Electromagnetic Analysis. Proceedings of the 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), San Diego, CA, USA.10.1109/FCCM.2019.00059 ↗
31. Yoshida, K., Kubota, T., Okura, S., Shiozaki, M., and Fujino, T. (2020, January 12–14). Model Reverse-Engineering Attack using Correlation Power Analysis against Systolic Array Based Neural Network Accelerator. Proceedings of the 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Seville, Spain.10.1109/ISCAS45731.2020.9180580 ↗
32. Model Reverse-Engineering Attack against Systolic-Array-Based DNN Accelerator Using Correlation Power Analysis10.1587/transfun.2020CIP0024 ↗
33. Dubey, A., Cammarota, R., and Aysu, A. (2020, January 7–11). MaskedNet: The First Hardware Inference Engine Aiming Power Side-Channel Protection. Proceedings of the 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), San Jose, CA, USA.10.1109/HOST45689.2020.9300276 ↗
34. Yu, H., Ma, H., Yang, K., Zhao, Y., and Jin, Y. (2020, January 7–11). DeepEM: Deep Neural Networks Model Recovery through EM Side-Channel Information Leakage. Proceedings of the 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), San Jose, CA, USA.10.1109/HOST45689.2020.9300274 ↗
35. Open DNN Box by Power Side-Channel Attack
36. Batina, L., Bhasin, S., Jap, D., and Picek, S. (2019, January 11–15). Poster: Recovering the Input of Neural Networks via Single Shot Side-channel Attacks. Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security, London, UK.10.1145/3319535.3363280 ↗
37. Moini, S., Tian, S., Szefer, J., Holcomb, D., and Tessier, R. (2020). Remote Power Side-Channel Attacks on CNN Accelerators in FPGAs. arXiv.10.23919/DATE51398.2021.9473915 ↗
38. Power Side-Channel Attacks on BNN Accelerators in Remote FPGAs10.1109/JETCAS.2021.3074608 ↗
39. Image quality assessment: From error visibility to structural similarity10.1109/TIP.2003.819861 ↗
40. Lowd, D., and Meek, C. (2005, January 21–24). Adversarial learning. Proceedings of the Eleventh ACM SIGKDD International Conference on Knowledge Discovery in Data Mining, Chicago, IL, USA.10.1145/1081870.1081950 ↗
41. Zhao, R., Song, W., Zhang, W., Xing, T., Lin, J.H., Srivastava, M., Gupta, R., and Zhang, Z. (2017, January 22–24). Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs. Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA.10.1145/3020078.3021741 ↗
42. Yu, H., Yang, K., Zhang, T., Tsai, Y.Y., Ho, T.Y., and Jin, Y. (2020, January 23–26). CloudLeak: Large-Scale Deep Learning Models Stealing Through Adversarial Examples. Proceedings of the Network and Distributed Systems Security Symposium (NDSS), San Diego, CA, USA.10.14722/ndss.2020.24178 ↗
43. Jouppi, N.P., Young, C., Patil, N., Patterson, D., Agrawal, G., Bajwa, R., Bates, S., Bhatia, S., Boden, N., and Borchers, A. (2017, January 24–28). In-Datacenter Performance Analysis of a Tensor Processing Unit. Proceedings of the 44th Annual International Symposium on Computer Architecture, Toronto, ON, Canada.10.1145/3079856.3080246 ↗
44. Why systolic architectures?10.1109/MC.1982.1653825 ↗
45. Clavier, C., Feix, B., Gagnerot, G., Roussellet, M., and Verneuil, V. (2010, January 24–26). Horizontal Correlation Analysis on Exponentiation. Proceedings of the International Conference on Information and Communications Security, Copenhagen, Denmark.10.1007/978-3-642-17650-0_5 ↗
46. Schellenberg, F., Gnad, D.R., Moradi, A., and Tahoori, M.B. (2018, January 19–23). An inside job: Remote power analysis attacks on FPGAs. Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany.10.23919/DATE.2018.8342177 ↗
47. Yan, M., Fletcher, C.W., and Torrellas, J. (2020, January 20–22). Cache Telepathy: Leveraging Shared Resource Attacks to Learn DNN Architectures. Proceedings of the 29th USENIX Security Symposium (USENIX Security 20), San Diego, CA, USA.
48. Gongye, C., Fei, Y., and Wahl, T. (2020, January 20–24). Reverse-Engineering Deep Neural Networks Using Floating-Point Timing Side-Channels. Proceedings of the 2020 57th ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, USA.10.1109/DAC18072.2020.9218707 ↗
49. Yarom, Y., and Falkner, K. (2014, January 20–22). FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack. Proceedings of the 23rd USENIX Security Symposium (USENIX Security 14), San Diego, CA, USA.
50. Hong, S., Davinroy, M., Kaya, Y., Locke, S.N., Rackow, I., Kulda, K., Dachman-Soled, D., and Dumitraş, T. (2018). Security Analysis of Deep Neural Networks Operating in the Presence of Cache Side-Channel Attacks. arXiv.
51. Gongye, C., Li, H., Zhang, X., Sabbagh, M., Yuan, G., Lin, X., Wahl, T., and Fei, Y. (2020, January 6–10). New Passive and Active Attacks on Deep Neural Networks in Medical Applications. Proceedings of the 39th International Conference on Computer-Aided Design, San Jose, CA, USA.10.1145/3400302.3418782 ↗
52. Hua, W., Zhang, Z., and Suh, G.E. (2018, January 24–28). Reverse Engineering Convolutional Neural Networks Through Side-channel Information Leaks. Proceedings of the 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC), San Francisco, CA, USA.10.1109/DAC.2018.8465773 ↗
53. Dong, G., Wang, P., Chen, P., Gu, R., and Hu, H. (2019, January 9–11). Floating-Point Multiplication Timing Attack on Deep Neural Network. Proceedings of the 2019 IEEE International Conference on Smart Internet of Things (SmartIoT), Tianjin, China.10.1109/SmartIoT.2019.00032 ↗