An Ultra-Compact Pure Magnetic Arbiter PUF With High Reliability and Low Power Consumption
Source abstract
Abstract
Due to the rugged environmental factors in IoT applications and constrained on-chip resources, PUF, as a critical hardware primitive, is a promising solution for key storage, authentication, and ID generation. The existing CMOS-based Arbiter PUFs mainly suffer from low reliability and vulnerability against modeling attacks. In this paper, the proposed PUF utilizes mCell devices, a class of Magnetoresistive devices employing only Magnetic Tunnel Junction (MTJ) devices, as a building block. Also, a novel nonvolatile latch is proposed to act as an arbiter and generates the responses by comparing the current values instead of delays which leads to increased the reliability by subtracting the constant variation rates of MTJs under environmental variation without adding hardware overhead. The characteristics of MTJ like nonvolatility, stochastic switching, chaotic magnetization, low power consumption, and low occupied area have made the proposed PUF to a low power, highly reliable, high randomness and ultra-compact pure magnetic arbiter PUF. The Monte Carlo HSPICE simulation results reveal that the uniformity, uniqueness, bit-aliasing, power consumption, and area of the proposed PUF are 49.24 %, 49.87 %, 48.64 %, 10.771 $\mu W$ and 0.106 $\mu m2$ , respectively. In addition, the average BER across a wide temperature range (-50 $^\circ C$ 150 $^\circ C$ ) and voltage range (0.05 V-0.1 V) is 0.08 % and 0.18 %, respectively.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · Physical Unclonable Functions (PUFs) and Hardware Security
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Department of Electrical Engineering, Iran University of Science and Technology, Tehran, Iran
Department of Computer Engineering, Shahid Bahonar University of Kerman, Kerman, Iran
School of Information Technology, Halmstad University, Halmstad, Sweden
Department of Information and Communication Technology, Niroo Research Institute (NRI), Tehran, Iran
References (47)
Show source-provided references
1. 10.1016/j.sse.2016.07.00610.1016/j.sse.2016.07.006 ↗
2. 10.1109/ISCAS51556.2021.940105310.1109/ISCAS51556.2021.9401053 ↗
3. 10.1109/OJNANO.2020.304078710.1109/OJNANO.2020.3040787 ↗
4. 10.1155/2019/167516910.1155/2019/1675169 ↗
5. 10.1109/IEDM.2014.704712310.1109/IEDM.2014.7047123 ↗
6. 10.1109/TCAD.2020.302488410.1109/TCAD.2020.3024884 ↗
7. 10.1109/IMW.2014.684935210.1109/IMW.2014.6849352 ↗
8. 10.1109/ACCESS.2020.302851410.1109/ACCESS.2020.3028514 ↗
9. 10.1145/351781110.1145/3517811 ↗
10. 10.1109/TMAG.2017.271582810.1109/TMAG.2017.2715828 ↗
11. 10.1109/ASPDAC.2014.674286910.1109/ASPDAC.2014.6742869 ↗
12. 10.1109/ICICT48043.2020.911254510.1109/ICICT48043.2020.9112545 ↗
13. 10.1145/3386263.340693310.1145/3386263.3406933 ↗
14. 10.1145/2228360.222844610.1145/2228360.2228446 ↗
15. A low-power hybrid RO PUF with improved thermal stability for lightweight applications10.1109/TCAD.2015.2424955 ↗
16. 10.1109/TIFS.2020.296811310.1109/TIFS.2020.2968113 ↗
17. 10.1109/TCAD.2015.239125410.1109/TCAD.2015.2391254 ↗
18. 10.1109/ACCESS.2018.286882410.1109/ACCESS.2018.2868824 ↗
19. 10.1109/ASPDAC.2014.674297210.1109/ASPDAC.2014.6742972 ↗
20. 10.3390/jlpea701000210.3390/jlpea7010002 ↗
21. 10.1109/NVMSA51238.2020.918823110.1109/NVMSA51238.2020.9188231 ↗
22. 10.1109/TNANO.2022.319923010.1109/TNANO.2022.3199230 ↗
23. 10.1109/ASPDAC.2016.742806610.1109/ASPDAC.2016.7428066 ↗
24. 10.1109/CADS50570.2020.921185310.1109/CADS50570.2020.9211853 ↗
25. A highly reliable SRAM PUF with a capacitive preselection mechanism and pre-ECC BER of 7.4 e-10
26. 10.1145/1531542.153163910.1145/1531542.1531639 ↗
27. 10.1109/HST.2015.714023310.1109/HST.2015.7140233 ↗
28. böhm · Physical Unclonable Functions in Theory and Practice · 2012
29. 10.1109/TCSI.2020.300840710.1109/TCSI.2020.3008407 ↗
30. 10.35848/1347-4065/ab82ae10.35848/1347-4065/ab82ae ↗
31. 10.1109/CESYS.2018.872391510.1109/CESYS.2018.8723915 ↗
32. 10.1016/j.mejo.2018.10.00510.1016/j.mejo.2018.10.005 ↗
33. 10.1109/SmartIoT52359.2021.0004310.1109/SmartIoT52359.2021.00043 ↗
34. Predictive technology model (PTM) website
35. Spin-based fully nonvolatile full-adder circuit for computing in memory
36. Ultra-low energy, high performance and programmable magnetic threshold logic
37. 10.1109/TIFS.2021.306717310.1109/TIFS.2021.3067173 ↗
38. 10.1007/s00145-010-9088-410.1007/s00145-010-9088-4 ↗
39. 10.1109/IEDM.2005.160937910.1109/IEDM.2005.1609379 ↗
40. 10.1109/TVLSI.2019.293148110.1109/TVLSI.2019.2931481 ↗
41. 10.1109/TED.2017.274634210.1109/TED.2017.2746342 ↗
42. Reliability analysis and performance evaluation of STT-MRAM-based physical unclonable function10.1142/S2010324720400020 ↗
43. 10.1109/TCSI.2017.272994110.1109/TCSI.2017.2729941 ↗
44. 10.1109/ISCAS.2019.870213110.1109/ISCAS.2019.8702131 ↗
45. 16.2 A 0.19 pJ/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22 nm CMOS
46. 10.1109/JSSC.2016.263685910.1109/JSSC.2016.2636859 ↗
47. 10.1109/TMAG.2012.219718610.1109/TMAG.2012.2197186 ↗