Analysis of the Voltage–Time Dilemma of Metal Oxide-Based RRAM and Solution Exploration of High Speed and Low Voltage AC Switching
Source abstract
Abstract
In this paper, the ac electrical characteristics of metal oxide-based resistive random access memory are investigated based on a developed compact model and the experiment. The voltage-time dilemma phenomenon and the impacts of critical factors on resistive switching speed are addressed. Based on predictions of the model, the small parasitic capacitance, low target high resistance, and large thermal resistance are beneficial to accelerate the resistive switching speed both in SET and RESET processes. The high SET speed and low SET voltage can be achieved by tuning the activation energy of oxygen vacancies. While for the RESET process, the barriers of the release of oxygen ions from electrode and the hopping in resistive switching layer should be turned down simultaneously for high switching speed and low operation voltage.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · Electronic and Structural Properties of Oxides
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (35)
Show source-provided references
1. 10.1063/1.37056710.1063/1.370567 ↗
2. 10.1063/1.296719410.1063/1.2967194 ↗
3. 10.1109/LED.2010.207879410.1109/LED.2010.2078794 ↗
4. 10.1109/TED.2008.201058310.1109/TED.2008.2010583 ↗
5. 10.1063/1.336413010.1063/1.3364130 ↗
6. Oxide-based RRAM: Uniformity improvement using a new material-oriented methodology
7. 10.1109/JPROC.2012.219036910.1109/JPROC.2012.2190369 ↗
8. 10.1109/IEDM.2009.542441110.1109/IEDM.2009.5424411 ↗
9. Real-time study of switching kinetics in integrated 1T/HfOx 1R RRAM: Intrinsic tunability of set/reset voltage and trade-off with switching time
10. Bi-layered RRAM with unlimited endurance and extremely uniform switching
11. 10.1109/IEDM.2008.479667610.1109/IEDM.2008.4796676 ↗
12. Highly reliable and fast nonvolatile hybrid switching ReRAM memory using thin Al2O3 demonstrated at 54�nm memory array
13. 10.1109/IEDM.2012.647911010.1109/IEDM.2012.6479110 ↗
14. Dynamic ‘hour glass’ model for set and RESET in HfO2 RRAM
15. 10.1109/IEDM.2011.613157410.1109/IEDM.2011.6131574 ↗
16. 10.1109/TED.2012.218454510.1109/TED.2012.2184545 ↗
17. 10.1109/TED.2008.201058410.1109/TED.2008.2010584 ↗
18. 10.1109/JPROC.2010.207005010.1109/JPROC.2010.2070050 ↗
19. Stochastic simulation of forming, set and reset process for transition metal oxide-based resistive switching memory
20. Design and architectural assessment of 3-D resistive memory technologies in FPGAs
21. 10.1109/TNANO.2012.220875910.1109/TNANO.2012.2208759 ↗
22. 10.1109/LED.2013.223888310.1109/LED.2013.2238883 ↗
23. High density ST-MRAM technology
24. 10.1038/nmat307010.1038/nmat3070 ↗
25. 10×10�nm2 Hf/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation
26. 10.1038/nmat202310.1038/nmat2023 ↗
27. Challenges and opportunities for HfOx based resistive random access memory
28. 2011
29. 10.1109/TED.2012.220232010.1109/TED.2012.2202320 ↗
30. Dynamic evolution of conducting nanofilament in resistive switching memories10.1021/nl4015638 ↗
31. 10.1109/IEDM.2011.613157310.1109/IEDM.2011.6131573 ↗
32. Monitoring oxygen movement by Raman spectroscopy of resistive random access memory with a graphene-inserted electrode10.1021/nl304246d ↗
33. 10.1038/nnano.2009.45610.1038/nnano.2009.456 ↗
34. 10.1109/ESSDERC.2010.561820010.1109/ESSDERC.2010.5618200 ↗
35. 10.1109/LED.2011.210903310.1109/LED.2011.2109033 ↗