journal article·2013-09

A Localized Two-Bit/Cell Nanowire SONOS Memory Using Schottky Barrier Source-Side Injected Programming

Wei Chang, Chun-Hsing Shih, Yan-Xiang Luo, Jui-Kai Hsia, Wen-Fa Wu, Chenhsin Lien

Publisher page

Abstract

A localized two-bit/cell silicon nanowire silicon-oxide-nitride-oxide-silicon memory is experimentally presented for the use in future multibit/cell or NOR Flash applications. Instead of conventional channel-hot-electron programming used in charge-trapping cells, the localized charge storages are performed using the Schottky barrier source-side electron programming. The selection of applying a drain or source voltage determines the injected location of storage bits during cell programming. The locally trapped charges decouple the conduction of electron current from the ambipolar hole current to generate an enlarged sensing window. The results of reliability and characterization tests confirm the localized storage cells preserve excellent low voltage, operation speed, cycling endurance, and thermal retention as the nonlocalized counterparts.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Semiconductor materials and devices · Advancements in Semiconductor Devices and Circuit Design · Electronic and Structural Properties of Oxides

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

References (21)

Show source-provided references
1. A stacked SONOS technology, up to 4 levels and 6�nm crystalline nanowires, with gate-all-around or independent gates (?-Flash), suitable for full 3D integration
2. 10.1109/LED.2011.216451010.1109/LED.2011.2164510 ↗
3. 10.1109/TED.2012.219244310.1109/TED.2012.2192443 ↗
4. 10.1109/55.85296310.1109/55.852963 ↗
5. 10.1109/IRPS.1995.36333710.1109/IRPS.1995.363337 ↗
6. An embedded 90�nm SONOS Flash EEPROM utilizing hot electron injection programming and 2-sided hot hole injection erase
7. 10.1109/TNANO.2003.82077910.1109/TNANO.2003.820779 ↗
8. 10.1109/VLSIT.2007.433976010.1109/VLSIT.2007.4339760 ↗
9. 10.1109/TED.2010.205054710.1109/TED.2010.2050547 ↗
10. 10.1063/1.12684510.1063/1.126845 ↗
11. Pipe-shaped BiCS Flash memory with 16 stacked Layers and multi-level-cell operation for ultra high density storage devices
12. 10.1109/VLSIT.2007.433970810.1109/VLSIT.2007.4339708 ↗
13. 3D approaches for non-volatile memory
14. Vertical cell array using TCAT (terabit cell array transistor) technology for ultra high density NAND Flash memory
15. 10.1109/IEDM.2009.542438710.1109/IEDM.2009.5424387 ↗
16. 10.1109/LED.2008.201150310.1109/LED.2008.2011503 ↗
17. 10.1109/55.87720510.1109/55.877205 ↗
18. 0
19. 10.1109/TED.2011.211466410.1109/TED.2011.2114664 ↗
20. 10.1109/TED.2012.219051410.1109/TED.2012.2190514 ↗
21. 10.1016/S0167-9317(01)00684-010.1016/S0167-9317(01)00684-0 ↗