journal article·2025-07

Double-Sided Copper Filling of Small Diameter, High-Aspect Ratio Through-Glass Vias in High-Density Glass Interposers

Ye Yang, Kelly E. Lahaie, Tiwei Wei

Publisher page

Abstract

Glass substrates offer significant advantages over current organic substrate, particularly in high-density, high-performance chip packaging for data-intensive applications such as artificial intelligence (AI). Glass with ultra-low flatness enhances the depth of focus in lithography, which helps pattern precisely at advanced nodes. Additionally, their superior thermal stability minimizes pattern distortion, and their outstanding mechanical stability supports ultra-large package sizes. These exceptional dimensional stability properties facilitate precise layer-to-layer interconnect alignment, ultimately enabling glass substrates to achieve 10 times higher interconnect density compared to organic substrates. However, fabricating high-density, small-diameter, high-aspect-ratio (AR) through-glass vias (TGVs) remains a significant challenge. The current state-of-the-art technology for vertical TGVs achieves an aspect ratio of 12, with a via diameter of 30 μm. In this work, we present the first demonstration of straight TGVs with 20 μm diameters on 300 μm thick borosilicate glass, achieving a record high aspect ratio of 15. Thanks to the low large-area packaging cost, low thermal expansion coefficient, excellent thermal stability, and low electrical dissipation in high-frequency operation, borosilicate is chosen as the glass substrate in our research. For straight, high AR TGVs, this study explores a double-sided seed layer enhancement (SLE) approach using electroless deposition to reinforce the seed layer, combined with an electroplating strategy to produce void-free, fully filled straight TGVs metal interconnects. The parameter study of the seed layer enhancement process provides valuable insights and guidelines for fabricating high AR TGVs for future high interconnect density 3D integration system.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: 3D IC and TSV technologies · Electronic Packaging and Soldering Technologies · Copper Interconnects and Reliability

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

School of Mechanical Engineering, Purdue University, West Lafayette, IN, USA

Funding

National Science Foundation

References (38)

Show source-provided references
1. 10.1109/tcpmt.2012.220439210.1109/tcpmt.2012.2204392 ↗
2. 10.1109/ectc.2013.657576710.1109/ectc.2013.6575767 ↗
3. 10.1109/JMW.2023.325641310.1109/JMW.2023.3256413 ↗
4. 10.1557/s43577-021-00212-210.1557/s43577-021-00212-2 ↗
5. 10.1016/j.fmre.2023.04.01410.1016/j.fmre.2023.04.014 ↗
6. 10.1016/j.jmapro.2024.10.01210.1016/j.jmapro.2024.10.012 ↗
7. 10.1109/icept59018.2023.1049206210.1109/icept59018.2023.10492062 ↗
8. 10.1109/ectc.2016.29510.1109/ectc.2016.295 ↗
9. 10.1109/ted.2024.340540710.1109/ted.2024.3405407 ↗
10. 10.3390/s2401017110.3390/s24010171 ↗
11. 10.23919/icep.2018.837469910.23919/icep.2018.8374699 ↗
12. 10.1109/eptc.2014.702839810.1109/eptc.2014.7028398 ↗
13. 10.1149/2.0641509jes10.1149/2.0641509jes ↗
14. 10.1016/j.jiec.2021.01.04610.1016/j.jiec.2021.01.046 ↗
15. 10.1109/ectc.2010.549091310.1109/ectc.2010.5490913 ↗
16. 10.1109/icept52650.2021.956805510.1109/icept52650.2021.9568055 ↗
17. 10.1149/2.0181901jes10.1149/2.0181901jes ↗
18. 10.1109/ectc32696.2021.0016910.1109/ectc32696.2021.00169 ↗
19. 10.23919/ICEP55381.2022.979552210.23919/ICEP55381.2022.9795522 ↗
20. 10.4071/isom-2015-wp2510.4071/isom-2015-wp25 ↗
21. 10.1109/impact.2012.642030610.1109/impact.2012.6420306 ↗
22. 10.1049/mnl.2016.024210.1049/mnl.2016.0242 ↗
23. 10.1109/ectc.2015.715966410.1109/ectc.2015.7159664 ↗
24. 10.1109/ectc51529.2024.0009310.1109/ectc51529.2024.00093 ↗
25. 10.1109/edtm55494.2023.1010301810.1109/edtm55494.2023.10103018 ↗
26. 10.1109/icept50128.2020.920263510.1109/icept50128.2020.9202635 ↗
27. 10.1109/tcpmt.2024.340990810.1109/tcpmt.2024.3409908 ↗
28. 10.1016/j.apsusc.2022.15249410.1016/j.apsusc.2022.152494 ↗
29. 10.1109/estc55720.2022.993953110.1109/estc55720.2022.9939531 ↗
30. Hermetic packaging for photonic integrated circuits on glass interposers
31. 10.1063/5.025292110.1063/5.0252921 ↗
32. 10.1109/tst.2014.678736810.1109/tst.2014.6787368 ↗
33. 10.1007/s11431-022-2119-310.1007/s11431-022-2119-3 ↗
34. Highthroughput via formation in solid-core glass for IC substrates
35. 10.1149/2.038312jes10.1149/2.038312jes ↗
36. Datta · 2002
37. 10.1149/1.213404510.1149/1.2134045 ↗
38. 10.1016/j.tsf.2018.11.01610.1016/j.tsf.2018.11.016 ↗