journal article·2020-01

A Theoretical Solution for Thermal Warpage of Flip-Chip Packages

Ming-Yi Tsai, Yu-Wen Wang

Publisher page

Abstract

The control of thermally induced warpage on electronic packages is an important issue during their fabrication process and assembly. Apart from a commonly used finite-element method and experimental methods for thermally induced warpage analysis of the packages, it still needs a fundamental theory to provide an insight of mechanics to assist and further check the finite-element and experiment-obtained results, especially for critical parameter identification. This article aims to take a close look into the well-known, closed-form Suhir theory for calculating thermally induced deformation of die-substrate assembly and correlate it with a finite-element analysis and further to propose a new Suhir-solution-based theory for predicting the thermal deformation of flip-chip packages. Through this article, the shear-effect region has been found, and its effect on curvature distribution over entire package length and corresponding warpage has been examined in terms of elastic modulus and thickness of underfills. The other parameters such as extended substrate and fillets of underfill are also studied. The limitation and feasibility of the theoretical solution to thermal deformation (warpage) prediction of flip-chip packages are discussed in detail by comparing with the finite-element and moiré experimental results in this article.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Electronic Packaging and Soldering Technologies · 3D IC and TSV technologies · Adhesion, Friction, and Surface Interactions

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

References (28)

Show source-provided references
1. Out-of-plane displacement measurement of printed circuit board by shadow moir with variable sensitivity
2. 10.1109/6104.75509010.1109/6104.755090 ↗
3. Warpage measurement comparison using shadow Moire and projection Moire methods10.1109/TCAPT.2002.808010 ↗
4. 10.1109/TCAPT.2004.83181710.1109/TCAPT.2004.831817 ↗
5. 10.1007/BF0232248810.1007/BF02322488 ↗
6. 10.1109/TCPMT.2016.263558110.1109/TCPMT.2016.2635581 ↗
7. 10.1115/1.317182710.1115/1.3171827 ↗
8. Die attachment design and its influence on thermal stresses in the die and the attachment
9. 10.1364/JOSA.11.00023310.1364/JOSA.11.000233 ↗
10. 10.1147/rd.232.017910.1147/rd.232.0179 ↗
11. 10.1109/TDMR.2018.286501310.1109/TDMR.2018.2865013 ↗
12. lau · 3D IC Integration and Packaging · 2016
13. post · High Sensitivity Moir Experimental Analysis for Mechanics and Materials · 1993
14. 10.1109/TCPMT.2018.284866610.1109/TCPMT.2018.2848666 ↗
15. 10.1109/TDMR.2009.202384710.1109/TDMR.2009.2023847 ↗
16. 10.1109/TCAPT.2008.200116810.1109/TCAPT.2008.2001168 ↗
17. 10.1109/TCPMT.2016.264116410.1109/TCPMT.2016.2641164 ↗
18. 10.1109/TCPMT.2016.259294710.1109/TCPMT.2016.2592947 ↗
19. 10.1115/1.403403710.1115/1.4034037 ↗
20. 10.1109/33.27370110.1109/33.273701 ↗
21. lau · Flip Chip Technologies · 1996
22. 10.1115/1.317613310.1115/1.3176133 ↗
23. Simplified engineering approach for the evaluation of thermally induced stresses in bi-material microelectronic structures
24. 10.1016/0020-7683(91)90098-Z10.1016/0020-7683(91)90098-Z ↗
25. 10.2298/TAM0803305V10.2298/TAM0803305V ↗
26. 10.1115/1.164805610.1115/1.1648056 ↗
27. 10.1109/EMAP.2018.866084210.1109/EMAP.2018.8660842 ↗
28. 10.1115/IMECE2014-3859410.1115/IMECE2014-38594 ↗