journal article·2017-05

Board-Level Thermal Cycling and Drop-Test Reliability of Large, Ultrathin Glass BGA Packages for Smart Mobile Applications

Bhupender Singh, Gary Menezes, Scott McCann, Vidya Jayaram, Urmi Ray, Venky Sundaram, Raj Pulugurtha, Vanessa Smet, Rao Tummala

Publisher page

Abstract

Glass substrates are emerging as a key alternative to silicon and conventional organic substrates for high-density and high-performance systems due to their outstanding dimensional stability, enabling sub-5-μm lithographic design rules, excellent electrical performance, and unique mechanical properties, key in achieving board-level reliability at body sizes larger than 15 × 15 mm 2 . This paper describes the first demonstration of the board-level reliability of such large, ultrathin glass ball grid array (BGA) packages directly mounted onto a system board, considering both their thermal cycling and drop-test performances. To investigate board-level reliability, glass BGA packages, 18.5 × 18.5 mm 2 in body size and 100 μm in thickness, were first designed and fabricated with a daisy-chain pattern. The glass test vehicles were fabricated at panel level, and then BGA balled by ball drop process with SAC105 solder balls, 250 μm in diameter at 400-μm pitch. After singulation, the glass packages were mounted onto printed circuit boards using standard surface mount technology assembly processes, and then subjected to reliability testing through thermal cycling and drop tests following JEDEC reliability standards. The effect of the coefficient of thermal expansion (CTE) of glass was evaluated by investigating lowand high-CTE glass substrates, with the CTEs of 3.8 and 9.8 ppm/°C, respectively. While all glass packages passed 1000 thermal cycles at -40/125 °C as predicted by thermomechanical modeling using the Engelmaier-Wild model, the fatigue life of high-CTE samples exceeded 5000 thermal cycles. In addition, 28/30 drop-test samples passed the required 40 and 200 drops on corner and inner circuits, respectively, with no clear effect of the glass CTE. The predominant failure modes were systematically identified for both reliability tests.
Source: openalex_inverted_index · Quality: candidate unverified · Source record ↗

Research context

OpenAlex topics: Electronic Packaging and Soldering Technologies · 3D IC and TSV technologies · Silicon and Solar Cell Technologies

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

References (23)

Show source-provided references
1. 10.1109/ECTC.2014.689757110.1109/ECTC.2014.6897571 ↗
2. AGC EN-A1 alkali-free boro-aluminosilicate glass wafers · 2014
3. ZEONIF? Insulation Materials for Printed Circuit Board · 2011
4. 10.1109/ESimE.2012.619172210.1109/ESimE.2012.6191722 ↗
5. Guidelines for accelerated reliability testing of surface mount solder attachments · 1992
6. 10.1016/j.microrel.2015.10.02110.1016/j.microrel.2015.10.021 ↗
7. 10.1108/eb03766010.1108/eb037660 ↗
8. Solder creep-fatigue model parameters for SAC & SnAg lead-free solder joint reliability estimation
9. 10.1016/j.microrel.2005.07.00510.1016/j.microrel.2005.07.005 ↗
10. 10.1109/ECTC.2015.715980610.1109/ECTC.2015.7159806 ↗
11. 10.1109/ECTC.2004.131935810.1109/ECTC.2004.1319358 ↗
12. 10.1007/s11837-007-0085-510.1007/s11837-007-0085-5 ↗
13. 10.1109/ECTC.2013.657567510.1109/ECTC.2013.6575675 ↗
14. Response of multi-path compliant interconnects subjected to drop and impact loading
15. 10.1109/ECTC.2002.100828110.1109/ECTC.2002.1008281 ↗
16. 10.1016/S0026-2714(03)00058-110.1016/S0026-2714(03)00058-1 ↗
17. 10.1109/ECTC.2009.507413410.1109/ECTC.2009.5074134 ↗
18. 10.1016/j.microrel.2011.07.09310.1016/j.microrel.2011.07.093 ↗
19. 10.1109/ECTC.2013.657559510.1109/ECTC.2013.6575595 ↗
20. 10.1109/TDMR.2016.261424610.1109/TDMR.2016.2614246 ↗
21. 10.1109/ESIME.2009.493851810.1109/ESIME.2009.4938518 ↗
22. 10.1109/ECTC.2015.715963410.1109/ECTC.2015.7159634 ↗
23. Review of the impact of intermetallic layers on the brittleness of tin-lead and lead-free solder joints