journal article·2014-08

Ratio of the Worst Case Noise and the Impedance of Power Distribution Network

Xiang Zhang, Yang Liu, Xiang Hu, Chung-Kuan Cheng

Publisher page

Abstract

The classical method of designing power distribution networks (PDNs) is to control the target impedance across a broad frequency range. This methodology is based on the assumption that there is an upper bound for the ratio of the time-domain maximum output voltage noise to the product of target impedance and time-domain maximum input current. In this paper, we analyze the mathematical relation between the time-domain voltage response and the frequency-domain impedance of PDN. We present the closed-form expressions of the maximum ratio for the series RL/RC circuit and LC tank cases in PDN structures. We observe that the maximum ratio for LC tank case is 1.5. Our results show that the worst case noise is not only determined by target impedance, but also depended on the shape of the output impedance profile. A complete PDN path is demonstrated with the worst case ratio of greater than one. We further propose a method to predict the worst case noise of the complete PDN path. The average prediction error of the proposed method is 7% under different PDN cases.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Electromagnetic Compatibility and Noise Suppression · Electrostatic Discharge in Electronics · Low-power high-performance VLSI design

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

References (20)

Show source-provided references
1. Closed-form expressions for the maximum transient noise voltage caused by an IC switching current on a power distribution network10.1109/TEMC.2012.2194786 ↗
2. 10.1109/6040.93828910.1109/6040.938289 ↗
3. 10.1109/SLIP.2013.668168110.1109/SLIP.2013.6681681 ↗
4. 10.1109/TCPMT.2011.215750310.1109/TCPMT.2011.2157503 ↗
5. 10.1109/EPEP.2002.105790910.1109/EPEP.2002.1057909 ↗
6. Fast vectorless power grid verification using an approximate inverse technique
7. On-chip PDN noise characterization and modeling
8. 10.1109/TCAD.2010.209659310.1109/TCAD.2010.2096593 ↗
9. kuo · Network Analysis and Synthesis · 1962
10. 10.1109/6040.78447110.1109/6040.784471 ↗
11. 10.1007/978-0-387-71601-510.1007/978-0-387-71601-5 ↗
12. 10.1109/TADVP.2004.82548010.1109/TADVP.2004.825480 ↗
13. 10.1109/ICECS.2004.139963910.1109/ICECS.2004.1399639 ↗
14. Design methodology for optimized power distribution networks using PDN resonances
15. 10.1109/TADVP.2004.83189710.1109/TADVP.2004.831897 ↗
16. 10.1109/6040.78447610.1109/6040.784476 ↗
17. 10.1145/1837274.183751110.1145/1837274.1837511 ↗
18. International Technology Roadmap for Semiconductors 2011 Edition Design · 2013
19. Chip, package, PC board co-design: Applying a chip power model in system power integrity analysis
20. 10.1109/TVLSI.2012.218390410.1109/TVLSI.2012.2183904 ↗