journal article·2022-03

System Optimization: High-Frequency Buck Converter With 3-D In-Package Air-Core Inductor

Hesheng Lin, Geert Van der Plas, Xiao Sun, Dimitrios Velenis, Eric Beyne, Rudy Lauwereins

Publisher page

Abstract

In this work, we present the analytical model of buck converter with 3-D in-package air-core inductor ( $150~\mu \text{m}$ thick). To optimize the power efficiency at a targeted power density, models including 3-D inductor and power switches are developed. Compared to 3-D electromagnetic (EM) simulation, the proposed inductor model has a modeling error within 12% for the inductance calculation. With the proposed design methodology, an inductor with $Q$ -factor up to 35 at 300 MHz is achieved. From the system aspect, the loss breakdown in the integrated power converter is investigated. A 0.5 ratio buck converter can reach 88.5% efficiency at 1–5 W/mm 2 based on the optimized inductor designs, with output voltage ranging from 0.7 to 0.9 V and based on 28 nm CMOS.
Source: openalex_inverted_index · Quality: candidate unverified · Source record ↗

Research context

OpenAlex topics: Advanced DC-DC Converters · Radio Frequency Integrated Circuit Design · Silicon Carbide Semiconductor Technologies

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Department of Electrical Engineering, KU Leuven, Leuven, Belgium

imec, Leuven, Belgium

References (31)

Show source-provided references
1. Integrated power conversion strategies across laptop, server and graphics products
2. 10.1109/IEDM.2017.826830610.1109/IEDM.2017.8268306 ↗
3. 10.1109/ISSCC.2014.675732310.1109/ISSCC.2014.6757323 ↗
4. 10.1109/TCPMT.2015.250566510.1109/TCPMT.2015.2505665 ↗
5. 91.5%-efficiency fully integrated voltage regulator with 86 fF/$\mu\text{m}2$ -high-density 2.5D MIM capacitor
6. 10.1109/ISSCC.2017.787031910.1109/ISSCC.2017.7870319 ↗
7. 10.1109/VLSIC.2014.685843810.1109/VLSIC.2014.6858438 ↗
8. 10.1109/JSSC.2018.284051310.1109/JSSC.2018.2840513 ↗
9. 10.1109/ISSCC.2019.866253010.1109/ISSCC.2019.8662530 ↗
10. 10.1109/JSSC.2004.84283710.1109/JSSC.2004.842837 ↗
11. 10.1109/JSSC.2012.219631610.1109/JSSC.2012.2196316 ↗
12. 10.1109/APEC.2014.680334410.1109/APEC.2014.6803344 ↗
13. 10.1109/ISSCC.2019.866229410.1109/ISSCC.2019.8662294 ↗
14. 10.1109/JSSC.2012.222123710.1109/JSSC.2012.2221237 ↗
15. 10.1109/VLSIC.2015.723137510.1109/VLSIC.2015.7231375 ↗
16. 10.1109/ISSCC.2017.787039810.1109/ISSCC.2017.7870398 ↗
17. 10.23919/VLSIC.2017.800857410.23919/VLSIC.2017.8008574 ↗
18. 10.1109/VLSITechnology18217.2020.926504510.1109/VLSITechnology18217.2020.9265045 ↗
19. Backside power delivery with a direct 14:1/19:1 high-ratio point-of-load power converter for servers and datacenters
20. 10.1109/ESTC48849.2020.922967610.1109/ESTC48849.2020.9229676 ↗
21. 10.1109/TED.2019.295430110.1109/TED.2019.2954301 ↗
22. Buried power rails and back-side power grids: Arm CPU power delivery network design beyond 5 nm
23. 10.1117/12.251494210.1117/12.2514942 ↗
24. Grover · 1962
25. 10.1109/TPHP.1974.113484110.1109/TPHP.1974.1134841 ↗
26. 10.1109/16.82472910.1109/16.824729 ↗
27. Kundert · 2006
28. 2018
29. 10.1109/TPEL.2012.222781510.1109/TPEL.2012.2227815 ↗
30. 2016
31. 10.1109/JSSC.2013.228654510.1109/JSSC.2013.2286545 ↗