Post-Silicon Estimation of Spatiotemporal Temperature Variations Using MIMO Thermal Filters
Source abstract
Abstract
This paper experimentally demonstrates a methodology for proactive estimation of spatiotemporal variations in junction temperature of a silicon chip using multi-input multi-output (MIMO) thermal filters. The presented approach performs on-chip measurements to estimate the relations between power and temperature variations in the frequency domain to construct a MIMO thermal filter. The extracted filter is then used to predict spatiotemporal temperature variations from a known power pattern, even for locations without temperature sensors. The accuracy of the proposed approach is verified through a thermal emulator designed in 130-nm CMOS technology with on-chip digitally controllable power (heat) generators and temperature sensors. Using the proposed MIMO thermal filter, spatiotemporal temperature variations are accurately estimated with small error bound even at locations with no temperature sensors.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Advancements in Semiconductor Devices and Circuit Design · Radio Frequency Integrated Circuit Design · Low-power high-performance VLSI design
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (33)
Show source-provided references
1. Encounter Digital Implementation System Menu Reference · 2011
2. Design Compiler User Guide · 2010
3. 45nm Open Cell Library · 2014
4. 10.1145/1669112.166917210.1145/1669112.1669172 ↗
5. 10.1145/1065579.106571610.1145/1065579.1065716 ↗
6. 2012
7. 10.1109/ECTC.1998.67886010.1109/ECTC.1998.678860 ↗
8. 10.1109/TEPM.2003.82081010.1109/TEPM.2003.820810 ↗
9. 10.1145/1400112.140011410.1145/1400112.1400114 ↗
10. 10.1145/1629911.163003710.1145/1629911.1630037 ↗
11. Chip level thermal profile estimation using on-chip temperature sensors
12. 10.1109/TCAD.2010.206131010.1109/TCAD.2010.2061310 ↗
13. 10.1109/STHERM.2012.618883610.1109/STHERM.2012.6188836 ↗
14. 10.1109/SEMI-THERM.2014.689221710.1109/SEMI-THERM.2014.6892217 ↗
15. Wattch: a framework for architectural-level power analysis and optimizations
16. 10.1109/STHERM.2010.544429110.1109/STHERM.2010.5444291 ↗
17. 10.1109/ISQED.2005.8210.1109/ISQED.2005.82 ↗
18. 10.1109/JSSC.2006.88506410.1109/JSSC.2006.885064 ↗
19. 10.1109/TVLSI.2006.87610310.1109/TVLSI.2006.876103 ↗
20. 10.1109/92.82075810.1109/92.820758 ↗
21. 10.1145/2485922.248594710.1145/2485922.2485947 ↗
22. 10.1109/TCAD.2007.89575410.1109/TCAD.2007.895754 ↗
23. Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs
24. 10.1109/40.78256410.1109/40.782564 ↗
25. 10.1145/2024724.202474810.1145/2024724.2024748 ↗
26. 10.1109/IEDM.2005.160925310.1109/IEDM.2005.1609253 ↗
27. An integrated quad-core Opteron processor
28. 10.1109/EPEPS.2013.670349810.1109/EPEPS.2013.6703498 ↗
29. 10.1109/ISSCC.2012.617697910.1109/ISSCC.2012.6176979 ↗
30. 10.1109/JSSC.2005.85847610.1109/JSSC.2005.858476 ↗
31. 10.1145/2024724.202474710.1145/2024724.2024747 ↗
32. 16.4 0.6-to-1.0 V 279 $\mu$ m2, 0.92 $\mu$ W temperature sensor with less than +3.2/?3.4 °C error for on-chip dense thermal monitoring
33. 10.1109/CICC.2006.32083010.1109/CICC.2006.320830 ↗