Implementation of digital-to-analog converter through CP-based GaAs/GaSb nanowire GAA-TFET
Source abstract
Abstract
Digital-to-analog converter (DAC) is the most critical circuit of any chip which limits system performance and consume much power. Therefore, the focus of this work is the DAC implementation using GaAs/GaSb-based charge plasma nanowire GAA-TFET which provide better ON current at reduced ambipolarity and hence, reduce power consumption. Also, the linearity of the proposed device is much better than Si TFET due to the absence of random dopant fluctuation and hence, improves DAC accuracy. The DAC implemented here is the R–2R and current steering architecture which is the first ever known work of a charge plasma-based hetero-material nanowire TFET. For the DAC implementation, Verilog A lookup table is created from the simulated results of this device from TCAD Silvaco and rest of the circuit simulation is carried out in Cadence. Finally, DAC performance metrics have been analyzed and found that efficiency of current steering has been drastically improved compared to R–2R architecture.
Source: openaire · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Advancements in Semiconductor Devices and Circuit Design · Semiconductor materials and devices · Nanowire Synthesis and Applications
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (31)
Show source-provided references
1. S.-H. Oh, D. Monroe, J.M. Hergenrother, Analytic description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs. IEEE Electron Device Lett. 21(9), 445–447 (2000)10.1109/55.863106 ↗
2. Th. Nirschl, P.-F. Wang, C. Weber, J. Sedlmeir, R. Heinrich, R. Kakoschke, K. Schrufer, et al., The tunneling field effect transistor (TFET) as an add-on for ultra-low-voltage analog and digital processes, in IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004, (IEEE 2004), pp. 195–198
3. T. Krishnamohan, D. Kim, S Raghunathan, K. Saraswat. Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and 60 mV/dec subthreshold slope, in 2008 IEEE International Electron Devices Meeting, 2008 (IEEE, 2008), pp. 1–310.1109/IEDM.2008.4796839 ↗
4. W.C. Rempfer, Digital to analog converter. U.S. Patent 5,396,245, issued March 7, 1995
5. K. Sone, Sample-and-hold circuit. U.S. Patent 4,806,790, issued February 21, 1989
6. C.-H. Lin, F.M.L. Van Der Goes, J.R. Westra, J. Mulder, Y. Lin, E. Arslan, E. Ayranci, X. Liu, K. Bult, A 12 bit 2.9 GS/s DAC With IM3 $$<$$-60 dBc Beyond 1 GHz in 65 nm CMOS. IEEE J. Solid-State Circuits 44(12), 3285–3293 (2009)10.1109/JSSC.2009.2032624 ↗
7. R.J. Van de Plassche, CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters, vol. 742 (Springer, Berlin, 2013)
8. S. Ahish, D. Sharma, Y.B.N. Kumar, M.H. Vasantha, Performance enhancement of novel InAs/Si hetero double-gate tunnel FET using Gaussian doping. IEEE Trans. Electron Devices 63(1), 288–295 (2015)10.1109/TED.2015.2503141 ↗
9. B.R. Raad, D. Sharma, P. Kondekar, K. Nigam, D.S. Yadav, Drain work function engineered doping-less charge plasma TFET for ambipolar suppression and RF performance improvement: a proposal, design, and investigation. IEEE Trans. Electron Devices 63(10), 3950–3957 (2016)10.1109/TED.2016.2600621 ↗
10. ATLAS Device Simulation Software, Silvaco Int (Santa Clara, CA, 2014)
11. W.-S. Cho, M. Luisier, D. Mohata, S. Datta, D. Pawlik, S.L. Rommel, G. Klimeck, Full band atomistic modeling of homo-junction InGaAs band-to-band tunneling diodes including band gap narrowing. Appl. Phys. Lett. 100(6), 063504 (2012)10.1063/1.3682506 ↗
12. Q. Smets, D. Verreck, A.S. Verhulst, R. Rooyackers, C. Merckling, M. Van De Put, E. Simoen et al., InGaAs tunnel diodes for the calibration of semi-classical and quantum mechanical band-to-band tunneling models. J. Appl. Phys. 115(18), 184503 (2014)10.1063/1.4875535 ↗
13. K.-H. Kao, A.S. Verhulst, W.G. Vandenberghe, B. Soree, G. Groeseneken, K. De Meyer, Direct and indirect band-to-band tunneling in germanium-based TFETs. IEEE Trans. Electron Devices 59(2), 292–301 (2011)10.1109/TED.2011.2175228 ↗
14. J. Madan, R.S. Gupta, R. Chaujar, Mathematical modeling insight of hetero gate dielectric-dual material gate-GAA-tunnel FET for VLSI/analog applications. Microsyst. Technol. 23(9), 4091–4098 (2017)10.1007/s00542-016-2872-9 ↗
15. Q. Smets, A.S. Verhulst, E. Simoen, D. Gundlach, C. Richter, N. Collaert, M.M. Heyns, Calibration of bulk trap-assisted tunneling and Shockley–Read–Hall currents and impact on InGaAs tunnel-FETs. IEEE Trans. Electron Devices 64(9), 3622–3626 (2017)10.1109/TED.2017.2724144 ↗
16. A. Vandooren, D. Leonelli, R. Rooyackers, A. Hikavyy, K. Devriendt, M. Demand, R. Loo, G. Groeseneken, C. Huyghebaert, Analysis of trap-assisted tunneling in vertical Si homo-junction and SiGe hetero-junction tunnel-FETs. Solid-State Electron. 83, 50–55 (2013)10.1016/j.sse.2013.01.026 ↗
17. R.N. Sajjad, W. Chern, J.L. Hoyt, D.A. Antoniadis, Trap assisted tunneling and its effect on subthreshold swing of tunnel FETs. IEEE Trans. Electron Devices 63(11), 4380–4387 (2016)10.1109/TED.2016.2603468 ↗
18. J.L. Padilla, F. Gamiz, A. Godoy, A simple approach to quantum confinement in tunneling field-effect transistors. IEEE Electron Device Lett. 33(10), 1342–1344 (2012)10.1109/LED.2012.2207876 ↗
19. S. Tirkey, D.S. Yadav, D. Sharma, Controlling ambipolar current of dopingless tunnel field-effect transistor. Appl. Phys. A 124(12), 809 (2018)10.1007/s00339-018-2237-6 ↗
20. D.B.M. Klaassen, A unified mobility model for device simulation–I. Model equations and concentration dependence. Solid-State Electron. 35(7), 953–959 (1992)10.1016/0038-1101(92)90325-7 ↗
21. B. Awadhiya, S. Pandey, K. Nigam, P.N. Kondekar, Effect of ITC’s on linearity and distortion performance of junctionless tunnel field effect transistor. Superlattices Microstruct. 111, 293–301 (2017)10.1016/j.spmi.2017.06.036 ↗
22. S. Yadav, R. Madhukar, D. Sharma, M. Aslam, D. Soni, N. Sharma, A new structure of electrically doped TFET for improving electronic characteristics. Appl. Phys. A 124(7), 517 (2018)10.1007/s00339-018-1930-9 ↗
23. B.A. Raad, S. Tirkey, D. Sharma, P. Kondekar, A new design approach of dopingless tunnel FET for enhancement of device characteristics. IEEE Trans. Electron Devices 64(4), 1830–1836 (2017)10.1109/TED.2017.2672640 ↗
24. R. Gandhi, Z. Chen, N. Singh, K. Banerjee, S. Lee, Vertical Si-nanowire $$n$$-type tunneling FETs with low subthreshold swing ($$\le 50$$ mV/decade) at room temperature. IEEE Electron Device Lett. 32(4), 437–439 (2011)10.1109/LED.2011.2106757 ↗
25. K. Nigam, P. Kondekar, D. Sharma, DC characteristics and analog/RF performance of novel polarity control GaAs-Ge based tunnel field effect transistor. Superlattices Microstruct. 92, 224–231 (2016)10.1016/j.spmi.2016.01.032 ↗
26. C. Rajan, D. Sharma, D.P. Samajdar, Implementation of physical unclonable functions using hetero junction based GAA TFET. Superlattices Microstruct. 126, 72–82 (2019)10.1016/j.spmi.2018.12.010 ↗
27. K. Itoh, Constant voltage circuit and constant current source, amplifier, and power supply circuit using the same. U.S. Patent 7,202,655, issued April 10 (2007)
28. S. Li, S. Li, 3D TCAD Simulation for Semiconductor Processes, Devices and Optoelectronics (Springer, New York, 2011)
29. D. Marche, Y. Savaria, Modeling R-2R Segmented-ladder DACs. IEEE Trans. Circuits Syst. I: Regul. Pap. 57(1), 31–43 (2009)10.1109/TCSI.2009.2019396 ↗
30. U.A. Bakshi, AV Bakshi Network Analysis (Technical Publications, Pune, 2009)
31. T. Chen, G.G.E. Gielen, A 14-bit 200-MHz current-steering DAC with switching-sequence post-adjustment calibration. IEEE J. Solid-State Circuits 42(11), 2386–2394 (2007)10.1109/JSSC.2007.906200 ↗