Nanoscale resistive switches: devices, fabrication and integration
Source abstract
Abstract
With CMOS scaling approaching its limits, there is a great need for advancements in novel devices, disruptive fabrication technologies, advanced materials and alternative computer architectures for future nanoelectronic systems. The emergence of memristive devices is one of promising solutions for the post-CMOS era. In this paper, we first introduce the fabrication of transition metal oxide based memristor cross-bars using nanoimprint lithography (NIL). The fabrication technique is further improved by using only one NIL step, reducing the fabrication efforts and improving the device performance. With shadow evaporation, a host of devices such as 2-terminal lateral memristors and 3-terminal memristive devices (memistors) are also demonstrated. By building memristor cross-bar arrays on foundry-made CMOS substrates using NIL, we have implemented hybrid nano/CMOS architecture. This hybrid chip provides an FPGA-like functionality with reconfigurable memristors defining data paths to wire logic gates into digital circuits. Future trends and issues with fabrication of memristive devices are also briefly discussed.
Source: openaire · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Advanced Memory and Neural Computing · Neuroscience and Neural Engineering · Ferroelectric and Negative Capacitance Devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (29)
Show source-provided references
1. G.E. Moore, Cramming more components onto integrated circuits. Electron. Mag. 38, 114–117 (1965)
2. R. Waser, M. Aono, Nanoionics-based resistive switching memories. Nat. Mater. 6, 833–840 (2007)10.1038/nmat2023 ↗
3. D.B. Strukov, G.S. Snider, D.R. Stewart, R.S. Williams, The missing memristor found. Nature 453, 80–83 (2008)10.1038/nature06932 ↗
4. L.O. Chua, S.M. Kang, Memristive devices and systems. Proc. IEEE 64, 209–233 (1976)10.1109/PROC.1976.10092 ↗
5. L.O. Chua, Memristor—missing circuit element. IEEE Trans. Circuit Theory 18, 507–519 (1971)10.1109/TCT.1971.1083337 ↗
6. J.J. Yang, M.D. Pickett, X. Li, D.A.A. Ohlberg, D.R. Stewart, R.S. Williams, Memristive switching mechanism for metal/oxide/metal nanodevices. Nat. Nanotechnol. 3, 429–433 (2008)10.1038/nnano.2008.160 ↗
7. G.I. Meijer, Who wins the nonvolatile memory race? Science 319, 1625–1626 (2008)10.1126/science.1153909 ↗
8. X.M. Chen, G.H. Wu, D.H. Bao, Resistive switching behavior of Pt/Mg0.2Zn0.8O/Pt devices for nonvolatile memory applications. Appl. Phys. Lett. 93, 093501 (2008)
9. Q.F. Xia, W. Robinett, M.W. Cumbie, N. Banerjee, T.J. Cardinali, J.J. Yang, W. Wu, X. Li, W.M. Tong, D.B. Strukov, G.S. Snider, G. Medeiros-Ribeiro, R.S. Williams, Memristor-CMOS hybrid integrated circuits for reconfigurable logic. Nano Lett. 9, 3640–3645 (2009)10.1021/nl901874j ↗
10. D.B. Strukov, K.K. Likharev, CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnology 16, 888–900 (2005)10.1088/0957-4484/16/6/045 ↗
11. G.S. Snider, R.S. Williams, Nano/CMOS architectures using a field-programmable nanowire interconnect. Nanotechnology 18, 035204 (2007)
12. J. Borghetti, G.S. Snider, P.J. Kuekes, J.J. Yang, D.R. Stewart, R.S. Williams, ‘Memristive’ switches enable ‘stateful’ logic operations via material implication. Nature 464, 873–876 (2010)10.1038/nature08940 ↗
13. G.S. Snider, Self-organized computation with unreliable, memristive nanodevices. Nanotechnology 18, 365202 (2007)
14. H. Choi, H. Yung, J. Lee, J. Yoon, J. Park, D.J. Seong, W. Lee, M. Hasan, G.Y. Jung, H. Hwang, An electrically modifiable synapse array of resistive switching memory. Nanotechnology 20, 345201 (2009)
15. P.J. Kuekes, G.S. Snider, R.S. Williams, Crossbar nanocomputers. Sci. Am. 293, 72–79 (2005)10.1038/scientificamerican1105-72 ↗
16. S.Y. Chou, P.R. Krauss, P.J. Renstrom, Imprint lithography with 25-nanometer resolution. Science 272, 85–87 (1996)10.1126/science.272.5258.85 ↗
17. S.Y. Chou, P.R. Krauss, P.J. Renstrom, Imprint of sub-25 nm vias and treches in polymers. Appl. Phys. Lett. 67, 3114–3116 (1995)10.1063/1.114851 ↗
18. M. Colburn, S.C. Johnson, M.D. Stewart, S. Damle, T.C. Bailey, B. Choi, M. Wedlake, T.B. Michaelson, S.V. Sreenivasan, J.G. Ekerdt, C.G. Willson, Step and flash imprint lithography: A new approach to high-resolution patterning. Proc. SPIE 3676, 379–389 (1999)10.1117/12.351155 ↗
19. J. Haisma, M. Verheijen, K. vanden Heuvel, J. vanden Berg, Mold-assisted nanolithography: A process for reliable pattern replication. J. Vac. Sci. Technol. B 14, 4124–4128 (1996)10.1116/1.588604 ↗
20. G.Y. Jung, Z. Li, W. Wu, Y. Chen, D.L. Olynick, S.Y. Wang, W.M. Tong, R.S. Williams, Vapor-phase self-assembled monolayer for improved mold release in nanoimprint lithography. Langmuir 21, 1158–1161 (2005)10.1021/la0476938 ↗
21. J.J. Yang, J.P. Strachan, Q.F. Xia, D.A.A. Ohlberg, P.J. Kuekes, R.D. Kelley, W.F. Stickle, D.R. Stewart, G. Medeiros-Ribeiro, R.S. Williams, Diffusion of adhesion layer metals controls nanoscale memristive switching. Adv. Mater. 22, 4034–4038 (2010)10.1002/adma.201000663 ↗
22. Q.F. Xia, J.J. Yang, W. Wu, X. Li, R.S. Williams, Self-aligned memristor cross point arrays fabricated with one nanoimprint lithography step. Nano Lett. 10, 2909–2914 (2010)10.1021/nl1017157 ↗
23. F.A. Smidt, Use of ion-beam assisted deposition to modify the microstructure and properties of thin films. Int. Mater. Rev. 35, 61–128 (1990)10.1179/095066090790323975 ↗
24. Q.F. Xia, M.D. Pickett, J.J. Yang, X. Li, W. Wu, G. Medeiros-Ribeiro, R.S. Williams, Two- and three-terminal resistive switches: Nanometer-scale memristors and memistors. Adv. Func. Mater. (2011), under review10.1002/adfm.201100180 ↗
25. Q.F. Xia, W.M. Tong, W. Wu, J.J. Yang, X. Li, W. Robinett, T. Cardinali, M. Cumbie, J.E. Ellenson, P. Kuekes, R.S. Williams, On the integration of memristors with CMOS using nanoimprint lithography. Proc. SPIE 7271, 727106 (2009)
26. S.Y. Chou, Q.F. Xia, Improved nanofabrication through guided transient liquefaction. Nat. Nanotechnol. 3, 295–300 (2008)10.1038/nnano.2008.95 ↗
27. D.B. Strukov, R.S. Williams, Four-dimensional address topology for circuits with stacked multilayer crossbar arrays. Proc. Natl. Acad. Sci. USA 106, 20155–20158 (2009)10.1073/pnas.0906949106 ↗
28. W. Wu, G.Y. Jung, D.L. Olynick, J. Straznicky, Z. Li, X. Li, D. Ohlberg, Y. Chen, S.Y. Wang, W.M. Tong, R.S. Williams, One-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography. Appl. Phys. A 80, 1173–1178 (2005)10.1007/s00339-004-3176-y ↗
29. G.Y. Jung, S. Ganapathiappan, D.A.A. Ohlberg, D.L. Olynick, Y. Chen, W.M. Tong, R.S. Williams, Fabrication of a 34×34 crossbar structure at 50 nm half-pitch by UV based nanoimprint lithography. Nano Lett. 4, 1225–1229 (2004)10.1021/nl049487q ↗