Source abstract
Abstract
Author(s): Ramesh, Ramamoorthy; Salahuddin, Sayeef; Datta, Suman; Diaz, Carlos H; Nikonov, Dmitri E; Young, Ian A; Ham, Donhee; Chang, Meng-Fan; Khwa, Win-San; Lele, Ashwin Sanjay; Binek, Christian; Huang, Yen-Lin; Sun, Yuan-Chen; Chu, Ying-Hao; Prasad, Bhagwati; Hoffmann, Michael; Hu, Jia-Mian; Yao, Zhi; Bellaiche, Laurent; Wu, Peng; Cai, Jun; Appenzeller, Joerg; Datta, Supriyo; Camsari, Kerem Y; Kwon, Jaesuk; Incorvia, Jean Anne C; Asselberghs, Inge; Ciubotaru, Florin; Couet, Sebastien; Adelmann, Christoph; Zheng, Yi; Lindenberg, Aaron M; Evans, Paul G; Ercius, Peter; Radu, Iuliana P
Source: openalex_inverted_index · Quality: baseline
Affiliations
Rice University 1 , Houston, Texas 77005, USA
Department of Electrical Engineering and Computer Sciences, University of California, Berkeley 2 , Berkeley, California 94720, USA
School of Electrical and Computer Engineering, Georgia Institute of Technology 3 , Atlanta, Georgia 30332, USA
Corporate Research, Taiwan Semiconductor Manufacturing Company 4 , San Jose, California 95134, USA
Intel Corp 5 , Hillsboro, Oregon 97124, USA
John A. Paulson School of Engineering and Applied Sciences, Harvard University 6 , Cambridge, Massachusetts 02138, USA
Corporate Research, Taiwan Semiconductor Manufacturing Company 7 , Hsinchu, Taiwan
National Tsing Hua University 8 , Hsinchu, Taiwan
Department of Physics and Astronomy and the Nebraska Center for Materials and Nanoscience, University of Nebraska-Lincoln 9 , Lincoln, Nebraska 68588-0299, USA
Department of Materials Science and Engineering, National Yang Ming Chiao Tung University 10 , Hsinchu, Taiwan
Industry Academia Innovation School, National Yang Ming Chiao Tung University 11 , Hsinchu, Taiwan
Department of Materials Engineering, Indian Institute of Science 12 , Bengaluru, KA 560012, India
Department of Materials Science and Engineering, University of Wisconsin-Madison 13 , Madison, Wisconsin 53706, USA
Applied Mathematics and Computational Research Division, Lawrence Berkeley National Laboratory 14 , Berkeley, California 94720, USA
Research Laboratory of Electronics, Massachusetts Institute of Technology 17 , Cambridge, Massachusetts 02139, USA
Elmore Family School of Electrical and Computer Engineering, Purdue University 19 , West Lafayette, Indiana 47906, USA
Department of Electrical and Computer Engineering, University of California, Santa Barbara 20 , Santa Barbara, California 93106, USA
IMEC 23 , Kapeldreef 75, 3001 Leuven, Belgium
Applied Materials 24 , Santa Clara, California 95054, USA
National Center for Electron Microscopy, Molecular Foundry, Lawrence Berkeley National Laboratory 28 , Berkeley, California 94720, USA
Funding
National Science Foundation · Center for Semiconductor Technology Research · Center for Emergent Functional Matter Science of National Yang Ming Chiao Tung University · Featured Areas Research Center Program · Start-up Grant from IISc · DST-Core Research Grant · QuRP Seed Fund · U.S. Department of Energy, Office of Science, Office of Basic Energy Sciences, Materials Sciences and Engineering Division · Intel Corporation · IMEC IIAP Core CMOS Programs · European Union’s Graphene Flagship · European Union’s Horizon Research and Innovation Program · DEPSCOR Program · Vannevar Bush Faculty Fellowship · Office of Naval Researchthrough the Naval Research Laboratory Basic Research Program · Taiwan Semiconductor Manufacturing Company · Samsung Advanced Institute of Technology (SAIT), Samsung Electronics, Suwon, Republic of Korea
References (98)
Show source-provided references
7. Multigate transistors as the future of classical metal–oxide–semiconductor field-effect transistors
10.1038/nature10676 ↗11. Energy-efficient edge computing: Challenges and opportunities beyond Moore’s law
14. 2020
16. A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging
20. Nanowire tunnel FET with simultaneously reduced subthermionic subthreshold swing and off-current due to negative capacitance and voltage pinning effects
10.1021/acs.nanolett.9b05356 ↗22. Enhancement in capacitance and transconductance in 90 nm nFETs with HfO2-ZrO2 superlattice gate stack for energy-efficient cryo-CMOS
25. 2005
26. Extreme contact scaling with advanced metallization of cobalt
27. Contact metallization for advanced CMOS technology nodes
28. Pinch off plasma chemical vapor deposition process and material technology for nano-device air gap/spacer formation
29. Advanced air gap formation scheme using volatile material
32. A monolithic 3-D integration of RRAM array and oxide semiconductor FET for in-memory computing in 3-D neural network
10.1109/ted.2020.3033831 ↗34. 2020
35. Ge n-channel FinFET with optimized gate stack and contacts
36. 1.1 unleashing the future of innovation
38. Tuning the band gap of graphene nanoribbons synthesized from molecular precursors
10.1021/nn401948e ↗40. Sub-0.5 nm interfacial dielectric enables superior electrostatics: 65 mV/dec top-gated carbon nanotube FETs at 15 nm gate length
43. Programmable fabrication of monodisperse graphene nanoribbons via deterministic iterative synthesis
10.1021/jacs.2c05670 ↗44. High on-current 2D nFET of 390 μA/μm at VDS = 1V using monolayer CVD MoS2 without intentional doping
46. High-performance and compact-designed flexible thermoelectric modules enabled by a reticulate carbon nanotube architecture
10.1038/ncomms14886 ↗48. Low n-type contact resistance to carbon nanotubes in highly scaled contacts through dielectric doping
49. Low interface trap density in scaled bilayer gate oxides on 2D materials via nanofog low temperature atomic layer deposition
10.1016/j.apsusc.2018.08.034 ↗50. Atomic layer deposition on suspended single-walled carbon nanotubes via gas-phase noncovalent functionalization
10.1021/nl052453d ↗51. Nanosecond-timescale low energy switching of in-plane magnetic tunnel junctions through dynamic oersted-field-assisted spin Hall effect
10.1021/acs.nanolett.6b01443 ↗52. Challenges toward low-power SOT-MRAM
53. Spin-orbit torque MRAM for ultrafast embedded memories: From fundamentals to large scale technology integration
54. Double spin-torque magnetic tunnel junction devices for last-level cache applications
55. Ferroelectric HfO2 memory transistors with high-κ interfacial layer and write endurance exceeding 1010 cycles
10.1109/led.2021.3083219 ↗56. Characterization of fatigue and its recovery behavior in ferroelectric HfZrO
57. Semiconductor innovations, from device to system
59. Foundry perspectives on 2.5D/3D integration and roadmap
63. Evaluating the performances of the ultralow power magnetoelectric random access memory with a physics-based compact model of the antiferromagnet/ferromagnet bilayer
10.1109/ted.2022.3159767 ↗65. S. Manipatruni , D. E.Nikonov, R.Ramesh, H.Li, and I. A.Young, “Spin-orbit logic with magnetoelectric nodes: A scalable charge mediated nonvolatile spintronic logic,” arXiv:1512.05428v2 [Cond-Mat.mes-Hall] (2015).10.48550/arXiv.1512.05428
66. Functional demonstration of a fully integrated magneto-electric spin-orbit device
72. An energy efficient non-volatile flip-flop based on CoMET technology
75. Spin-orbit torque field-effect transistor (SOTFET): Proposal for a magnetoelectric memory
10.1063/5.0002909 ↗81. Design and benchmarking of hybrid CMOS-spin wave device circuits compared to 10nm CMOS
87. Novel spin–orbit torque generation at room temperature in an all-oxide epitaxial La0.7Sr0.3MnO3/SrIrO3 system
10.1002/adma.202008269 ↗98. Vertical MoS2 double-layer memristor with electrochemical metallization as an atomic-scale synapse with switching thresholds approaching 100 mV
10.1021/acs.nanolett.8b05140 ↗