journal article·2024-09-01Open access

Roadmap on low-power electronics

Ramamoorthy Ramesh, Sayeef Salahuddin, Suman Datta, Carlos H. Diaz, Dmitri E. Nikonov, Ian A. Young, Donhee Ham, Meng-Fan Chang, Win-San Khwa, Ashwin Sanjay Lele, Christian Binek, Yen-Lin Huang, Yuan-Chen Sun, Ying-Hao Chu, Bhagwati Prasad, Michael Hoffmann, Jia-Mian Hu, Zhi (Jackie) Yao, Laurent Bellaiche, Peng Wu, Jun Cai, Joerg Appenzeller, Supriyo Datta, Kerem Y. Camsari, Jaesuk Kwon, Jean Anne C. Incorvia, Inge Asselberghs, Florin Ciubotaru, Sebastien Couet, Christoph Adelmann, Yi Zheng, Aaron M. Lindenberg, Paul G. Evans, Peter Ercius, Iuliana P. Radu

APL Materials· Volume 12· Issue 9

Abstract

Author(s): Ramesh, Ramamoorthy; Salahuddin, Sayeef; Datta, Suman; Diaz, Carlos H; Nikonov, Dmitri E; Young, Ian A; Ham, Donhee; Chang, Meng-Fan; Khwa, Win-San; Lele, Ashwin Sanjay; Binek, Christian; Huang, Yen-Lin; Sun, Yuan-Chen; Chu, Ying-Hao; Prasad, Bhagwati; Hoffmann, Michael; Hu, Jia-Mian; Yao, Zhi; Bellaiche, Laurent; Wu, Peng; Cai, Jun; Appenzeller, Joerg; Datta, Supriyo; Camsari, Kerem Y; Kwon, Jaesuk; Incorvia, Jean Anne C; Asselberghs, Inge; Ciubotaru, Florin; Couet, Sebastien; Adelmann, Christoph; Zheng, Yi; Lindenberg, Aaron M; Evans, Paul G; Ercius, Peter; Radu, Iuliana P
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Ferroelectric and Negative Capacitance Devices · Advanced Memory and Neural Computing · Semiconductor materials and devices

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Rice University 1 , Houston, Texas 77005, USA

Department of Electrical Engineering and Computer Sciences, University of California, Berkeley 2 , Berkeley, California 94720, USA

School of Electrical and Computer Engineering, Georgia Institute of Technology 3 , Atlanta, Georgia 30332, USA

Corporate Research, Taiwan Semiconductor Manufacturing Company 4 , San Jose, California 95134, USA

Intel Corp 5 , Hillsboro, Oregon 97124, USA

John A. Paulson School of Engineering and Applied Sciences, Harvard University 6 , Cambridge, Massachusetts 02138, USA

Corporate Research, Taiwan Semiconductor Manufacturing Company 7 , Hsinchu, Taiwan

National Tsing Hua University 8 , Hsinchu, Taiwan

Department of Physics and Astronomy and the Nebraska Center for Materials and Nanoscience, University of Nebraska-Lincoln 9 , Lincoln, Nebraska 68588-0299, USA

Department of Materials Science and Engineering, National Yang Ming Chiao Tung University 10 , Hsinchu, Taiwan

Industry Academia Innovation School, National Yang Ming Chiao Tung University 11 , Hsinchu, Taiwan

Department of Materials Engineering, Indian Institute of Science 12 , Bengaluru, KA 560012, India

Department of Materials Science and Engineering, University of Wisconsin-Madison 13 , Madison, Wisconsin 53706, USA

Applied Mathematics and Computational Research Division, Lawrence Berkeley National Laboratory 14 , Berkeley, California 94720, USA

Research Laboratory of Electronics, Massachusetts Institute of Technology 17 , Cambridge, Massachusetts 02139, USA

Elmore Family School of Electrical and Computer Engineering, Purdue University 19 , West Lafayette, Indiana 47906, USA

Department of Electrical and Computer Engineering, University of California, Santa Barbara 20 , Santa Barbara, California 93106, USA

IMEC 23 , Kapeldreef 75, 3001 Leuven, Belgium

Applied Materials 24 , Santa Clara, California 95054, USA

National Center for Electron Microscopy, Molecular Foundry, Lawrence Berkeley National Laboratory 28 , Berkeley, California 94720, USA

Funding

National Science Foundation · Center for Semiconductor Technology Research · Center for Emergent Functional Matter Science of National Yang Ming Chiao Tung University · Featured Areas Research Center Program · Start-up Grant from IISc · DST-Core Research Grant · QuRP Seed Fund · U.S. Department of Energy, Office of Science, Office of Basic Energy Sciences, Materials Sciences and Engineering Division · Intel Corporation · IMEC IIAP Core CMOS Programs · European Union’s Graphene Flagship · European Union’s Horizon Research and Innovation Program · DEPSCOR Program · Vannevar Bush Faculty Fellowship · Office of Naval Researchthrough the Naval Research Laboratory Basic Research Program · Taiwan Semiconductor Manufacturing Company · Samsung Advanced Institute of Technology (SAIT), Samsung Electronics, Suwon, Republic of Korea

References (98)

Show source-provided references
1. Beyond CMOS computing with spin and polarization10.1038/s41567-018-0101-4 ↗
2. Science and research policy at the end of Moore’s law10.1038/s41928-017-0005-9 ↗
3. Cramming more components onto integrated circuits10.1109/jproc.1998.658762 ↗
4. Design of ion-implanted MOSFET’s with very small physical dimensions10.1109/jssc.1974.1050511 ↗
5. A universal turing machine with two internal states10.1515/9781400882618-007 ↗
6. Considerations for ultimate CMOS scaling10.1109/ted.2012.2193129 ↗
7. Multigate transistors as the future of classical metal–oxide–semiconductor field-effect transistors10.1038/nature10676 ↗
8. It’s time to reinvent the transistor!10.1126/science.1187597 ↗
9. Scalable energy-efficient magnetoelectric spin–orbit logic10.1038/s41586-018-0770-2 ↗
10. The era of hyper-scaling in electronics10.1038/s41928-018-0117-x ↗
11. Energy-efficient edge computing: Challenges and opportunities beyond Moore’s law
12. International Energy Agency · 200910.1787/9789264059542-en ↗
13. Nanoelectronics: Negative capacitance to the rescue?10.1038/nnano.2008.18 ↗
14. 2020
15. There’s plenty of room at the top: What will drive computer performance after Moore’s law?10.1126/science.aam9744 ↗
16. A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging
17. Ultrathin ferroic HfO2–ZrO2 superlattice gate stack for advanced transistors10.1038/s41586-022-04425-6 ↗
18. Tunnel field-effect transistors as energy-efficient electronic switches10.1038/nature10679 ↗
19. A hybrid III–V tunnel FET and MOSFET technology platform integrated on silicon10.1038/s41928-020-00531-3 ↗
20. Nanowire tunnel FET with simultaneously reduced subthermionic subthreshold swing and off-current due to negative capacitance and voltage pinning effects10.1021/acs.nanolett.9b05356 ↗
21. Characterization and modeling of 22 nm FDSOI cryogenic RF CMOS10.1109/jxcdc.2021.3131144 ↗
22. Enhancement in capacitance and transconductance in 90 nm nFETs with HfO2-ZrO2 superlattice gate stack for energy-efficient cryo-CMOS
23. Nanometre-scale electronics with III–V compound semiconductors10.1038/nature10677 ↗
24. Electronics based on two-dimensional materials10.1038/nnano.2014.207 ↗
25. 2005
26. Extreme contact scaling with advanced metallization of cobalt
27. Contact metallization for advanced CMOS technology nodes
28. Pinch off plasma chemical vapor deposition process and material technology for nano-device air gap/spacer formation
29. Advanced air gap formation scheme using volatile material
30. Memory leads the way to better computing10.1038/nnano.2015.29 ↗
31. Memory devices and applications for in-memory computing10.1038/s41565-020-0655-z ↗
32. A monolithic 3-D integration of RRAM array and oxide semiconductor FET for in-memory computing in 3-D neural network10.1109/ted.2020.3033831 ↗
33. Progress and challenges in p-type oxide-based thin film transistors10.1515/ntrev-2019-0038 ↗
34. 2020
35. Ge n-channel FinFET with optimized gate stack and contacts
36. 1.1 unleashing the future of innovation
37. Wafer-scale single-crystal hexagonal boron nitride monolayers on Cu (111)10.1038/s41586-020-2009-2 ↗
38. Tuning the band gap of graphene nanoribbons synthesized from molecular precursors10.1021/nn401948e ↗
39. Transfer-free synthesis of atomically precise graphene nanoribbons on insulating substrates10.1021/acsnano.0c07591 ↗
40. Sub-0.5 nm interfacial dielectric enables superior electrostatics: 65 mV/dec top-gated carbon nanotube FETs at 15 nm gate length
41. Growing highly pure semiconducting carbon nanotubes by electrotwisting the helicity10.1038/s41929-018-0057-x ↗
42. Atomically precise bottom-up fabrication of graphene nanoribbons10.1038/nature09211 ↗
43. Programmable fabrication of monodisperse graphene nanoribbons via deterministic iterative synthesis10.1021/jacs.2c05670 ↗
44. High on-current 2D nFET of 390 μA/μm at VDS = 1V using monolayer CVD MoS2 without intentional doping
45. Low-temperature side contact to carbon nanotube transistors: Resistance distributions down to 10 nm contact length10.1021/acs.nanolett.8b04370 ↗
46. High-performance and compact-designed flexible thermoelectric modules enabled by a reticulate carbon nanotube architecture10.1038/ncomms14886 ↗
47. Length scaling of carbon nanotube transistors10.1038/nnano.2010.220 ↗
48. Low n-type contact resistance to carbon nanotubes in highly scaled contacts through dielectric doping
49. Low interface trap density in scaled bilayer gate oxides on 2D materials via nanofog low temperature atomic layer deposition10.1016/j.apsusc.2018.08.034 ↗
50. Atomic layer deposition on suspended single-walled carbon nanotubes via gas-phase noncovalent functionalization10.1021/nl052453d ↗
51. Nanosecond-timescale low energy switching of in-plane magnetic tunnel junctions through dynamic oersted-field-assisted spin Hall effect10.1021/acs.nanolett.6b01443 ↗
52. Challenges toward low-power SOT-MRAM
53. Spin-orbit torque MRAM for ultrafast embedded memories: From fundamentals to large scale technology integration
54. Double spin-torque magnetic tunnel junction devices for last-level cache applications
55. Ferroelectric HfO2 memory transistors with high-κ interfacial layer and write endurance exceeding 1010 cycles10.1109/led.2021.3083219 ↗
56. Characterization of fatigue and its recovery behavior in ferroelectric HfZrO
57. Semiconductor innovations, from device to system
58. In-memory computing: Advances and prospects10.1109/mssc.2019.2922889 ↗
59. Foundry perspectives on 2.5D/3D integration and roadmap
60. Overview of beyond-CMOS devices and a uniform methodology for their benchmarking10.1109/jproc.2013.2252317 ↗
61. Benchmarking of beyond-CMOS exploratory devices for logic integrated circuits10.1109/jxcdc.2015.2418033 ↗
62. Opportunities and challenges for spintronics in the microelectronics industry10.1038/s41928-020-0461-5 ↗
63. Evaluating the performances of the ultralow power magnetoelectric random access memory with a physics-based compact model of the antiferromagnet/ferromagnet bilayer10.1109/ted.2022.3159767 ↗
64. Magnetoelectric materials and devices10.1063/5.0044532 ↗
65. S. Manipatruni , D. E.Nikonov, R.Ramesh, H.Li, and I. A.Young, “Spin-orbit logic with magnetoelectric nodes: A scalable charge mediated nonvolatile spintronic logic,” arXiv:1512.05428v2 [Cond-Mat.mes-Hall] (2015).10.48550/arXiv.1512.05428
66. Functional demonstration of a fully integrated magneto-electric spin-orbit device
67. Performance characterization and majority gate design for MESO-based circuits10.1109/jxcdc.2018.2874805 ↗
68. Differential electrically insulated magnetoelectric spin-orbit logic circuits10.1109/jxcdc.2021.3105524 ↗
69. Physics-based models for magneto-electric spin-orbit logic circuits10.1109/jxcdc.2022.3143130 ↗
70. CoMET: Composite-input magnetoelectric- based logic technology10.1109/jxcdc.2017.2690629 ↗
71. Relativistic kinematics of a magnetic soliton10.1126/science.aba5555 ↗
72. An energy efficient non-volatile flip-flop based on CoMET technology
73. Towards a strong spin-orbit coupling magnetoelectric transistor10.1109/jxcdc.2018.2809640 ↗
74. Evolving magneto-electric device technologies10.1088/1361-6641/ab8438 ↗
75. Spin-orbit torque field-effect transistor (SOTFET): Proposal for a magnetoelectric memory10.1063/5.0002909 ↗
76. Materials relevant to realizing a field-effect transistor based on spin-orbit torques10.1109/jxcdc.2019.2961333 ↗
77. Modeling and circuit design of associative memories with spin-orbit torque FETs10.1109/jxcdc.2019.2952394 ↗
78. Introduction to spin wave computing10.1063/5.0019328 ↗
79. Experimental prototype of a spin-wave majority gate10.1063/1.4979840 ↗
80. Non-volatile magnonic logic circuits engineering10.1063/1.3609062 ↗
81. Design and benchmarking of hybrid CMOS-spin wave device circuits compared to 10nm CMOS
82. An expanded benchmarking of beyond-CMOS devices based on boolean and neuromorphic representative circuits10.1109/jxcdc.2018.2793536 ↗
83. Low-voltage tunnel transistors for beyond CMOS logic10.1109/jproc.2010.2070470 ↗
84. Negative capacitance transistors10.1109/jproc.2018.2884518 ↗
85. Ultralow voltage manipulation of ferromagnetism10.1002/adma.202001943 ↗
86. Spin–orbit magnetic state readout in scaled ferromagnetic/heavy metal nanostructures10.1038/s41928-020-0395-y ↗
87. Novel spin–orbit torque generation at room temperature in an all-oxide epitaxial La0.7Sr0.3MnO3/SrIrO3 system10.1002/adma.202008269 ↗
88. Non-volatile electric control of spin–charge conversion in a SrTiO3 Rashba system10.1038/s41586-020-2197-9 ↗
89. All-electric access to the magnetic-field-invariant magnetization of antiferromagnets10.1103/physrevlett.115.097201 ↗
90. Neuromorphic electronic systems10.1109/5.58356 ↗
91. The future of electronics based on memristive systems10.1038/s41928-017-0006-8 ↗
92. Resistive switching materials for information processing10.1038/s41578-019-0159-3 ↗
93. Neuromorphic electronics based on copying and pasting the brain10.1038/s41928-021-00646-1 ↗
94. Fully hardware-implemented memristor convolutional neural network10.1038/s41586-020-1942-4 ↗
95. Mixed-precision in-memory computing10.1038/s41928-018-0054-8 ↗
96. Equivalent-accuracy accelerated neural-network training using analogue memory10.1038/s41586-018-0180-5 ↗
97. An atomically thin optoelectronic machine vision processor10.1002/adma.202002431 ↗
98. Vertical MoS2 double-layer memristor with electrochemical metallization as an atomic-scale synapse with switching thresholds approaching 100 mV10.1021/acs.nanolett.8b05140 ↗