journal article·2018

Study of High-Ge-Content Si0.16Ge0.84Gate Stack by Low Pressure Oxidation

Wei-Li Lee, Jun-Lin Zhang, Ming-Li Tsai, Shin-Yuan Wang, Guang-Li Luo, Chao-Hsin Chien

Publisher page

Abstract

In this study, we employed low-pressure oxidation (LPO) to achieve a high-quality dielectric gate stack on high-Ge-content (HGC) Si0.16Ge0.84. According to X-ray photoelectron spectroscopy depth-profiling results, lowering the oxidation pressure can drive out-diffusion of Si atoms from the HGC SiGe surface, resulting in the suppression of GeOx formation. A nearly GeOx-free interfacial layer detected at an O2 pressure of 0.01 torr at 600°C was used. Consequently, the formation of stable SiOx resulted in the improvement of Dit and gate leakage current, which in accumulation (VFB−1V) was also considerably reduced with an equivalent oxide thickness of 1.5 nm. Finally, by applying the LPO process and optimized process conditions, the interface trap density (Dit) was reduced to 2 × 1012 eV−1cm−2.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Semiconductor materials and devices · Semiconductor materials and interfaces · Silicon Nanostructures and Photoluminescence

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

References (24)

Show source-provided references
1. Hashemi P. Ando T. Balakrishnan K. Koswatta S. Lee K. L. Ott J. A. Chan K. Bruley J. Engelmann S. U. Narayanan V. Leobandung E. Mo R. T. , Intl. Symp. VLSI Tech. – Sys. and App., (2017).
2. 10.1063/1.496387710.1063/1.4963877 ↗
3. 10.1109/TED.2005.86353610.1109/TED.2005.863536 ↗
4. 10.1063/1.243146410.1063/1.2431464 ↗
5. 10.1063/1.478890710.1063/1.4788907 ↗
6. 10.1063/1.34294510.1063/1.342945 ↗
7. 10.1063/1.367798710.1063/1.3677987 ↗
8. 10.1016/j.tsf.2009.07.14510.1016/j.tsf.2009.07.145 ↗
9. 10.1063/1.319138210.1063/1.3191382 ↗
10. Lee C. H. Kim H. Jamison P. Southwick R. G. III Mochizuki S. Watanabe K. Bao R. Galatage R. Guillaumet S. Ando T. Pandey R. Konar A. Lherron B. Fronheiser J. Siddiqui S. Jagannathan H. Paruchuri V. , IEEE Symp. VLSI Technol., (2016).
11. 10.1109/TED.2006.87208610.1109/TED.2006.872086 ↗
12. Suthram S. Majhi P. Sun G. Kalra P. Harris H. R. Choi K. J. Heh D. Oh J. Kelly D. Choi R. Cho B. J. Hussain M. M. Smith C. Banerjee S. Tsai W. Thompson S. E. Tseng H. H. Jammy R. , IEDM Tech. Dig., 727 (2007).10.1109/IEDM.2007.4419049 ↗
13. Weber O. Ducroquet F. Ernst T. Andrieu F. Damlencourt J.-F. Hartmann J.-M. Guillaumot B. Papon A.-M. Dansas H. Brévard L. Toffoli A. Besson P. Martin F. Morand Y. Deleonibus S , Proc. Symp. VLSI Technol., 42 (2004).10.1109/VLSIT.2004.1345382 ↗
14. Oh J. Majhi P. Jammy R. Joe R. Dip A. Sugawara T. Akasaka Y. Kaitsuka T. Arikado T. Tomoyasu M. , Proc. VLSI-TSA, Apr. 27–29, 22 (2009).
15. 10.1016/j.apsusc.2003.08.11010.1016/j.apsusc.2003.08.110 ↗
16. Chang C.-T. Toriumi Akira , Proc. IEEE int. Electron devices meeting (IEDM), 584 (2015).
17. Luo G. L. Huang S. C. Chung C. T. Heh D. Chien C. H. Cheng C. C. Lee Y. J. Wu W. F. Hsu C. C. Kuo M. L. Yao J. Y. Chang M. N. Liu C. W. Hu C. Chang C. Y. Yang F. L. , Proc. IEEE int. Electron devices meeting (IEDM), 689 (2009).
18. 10.1149/08002.0155ecst10.1149/08002.0155ecst ↗
19. Nicollian E. H. Brews J. R. , MOS (Metal Oxide Semiconductor) Physics and Technology, (Wiley, New York, 1982), 223.
20. 10.1063/1.320402510.1063/1.3204025 ↗
21. 10.1109/TED.2012.220525510.1109/TED.2012.2205255 ↗
22. 10.1109/LED.2015.250902110.1109/LED.2015.2509021 ↗
23. 10.1063/1.206092710.1063/1.2060927 ↗
24. 10.1063/1.10552810.1063/1.105528 ↗