CMP Development for Ru Liner Structures beyond 14nm
Source abstract
Abstract
For better gap fill in beyond 56nm pitch Cu interconnect structures, Ru liner is one of the most promising solutions with better coverage and wettability. In this paper several new challenges in Ru CMP specific to ≤ 48nm pitch structures (also called 10nm technology) are presented. New CMP solutions were developed by optimizing the slurry, consumables, and process sequence to address the observed challenges such as Ru bending and Cu recess. The optimized solutions to address these challenges were further tested on integrated wafers and improvements in resistance and yield were demonstrated through electrical tests.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Copper Interconnects and Reliability · Electronic Packaging and Soldering Technologies · Semiconductor materials and devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (21)
Show source-provided references
1. Ma P. Qian L. Sundarrajan A. Jiang L. Aubuchon J. Tseng J. “Optimized integrated copper gap-fill approaches for 2x flash devices.,” Interconnect technology conference, 2009, IEEE international, p. 38.10.1109/IITC.2009.5090334 ↗
2. 10.1109/IEMT.2010.574673410.1109/IEMT.2010.5746734 ↗
3. 10.1109/IITC-AMC.2016.750763610.1109/IITC-AMC.2016.7507636 ↗
4. 10.1149/2.016206jss10.1149/2.016206jss ↗
5. 10.1149/2.019206jss10.1149/2.019206jss ↗
6. 10.1149/2.035312jes10.1149/2.035312jes ↗
7. Nogami T. Maniscalco J. Madan A. Flaitz P. DeHaven P. Parks C. , “CVD Co and its application to Cu damascene interconnections, Interconnect technology conference, 2010 IEEE international, p. 1–3.10.1109/IITC.2010.5510584 ↗
8. Nogami T. He M. Zhang X. Tanwar K. Patlolla R. Kelly J. , “ CVD-Co/Cu(Mn) integration and reliability for 10nm node, Interconnect technology conference, 2013 IEEE international, p. 1–3.10.1109/IITC.2013.6615592 ↗
9. 10.1109/IITC-AMC.2016.750767310.1109/IITC-AMC.2016.7507673 ↗
10. 10.1149/2.009312jes10.1149/2.009312jes ↗
11. 10.1109/LED.2010.204793410.1109/LED.2010.2047934 ↗
12. Yang C. Spooner T. Ponoth S. Chanda K. Simon A. Lavoie C. , “Physical, electrical, and reliability chracterization of Ru for Cu interconnects,” Interconnect technology conference, 2006 IEEE international, p. 187.10.1109/IITC.2006.1648684 ↗
13. Ru liner scaling with ALD TaN barrier process for low resistance 7 nm Cu interconnects and beyond, K. Motoyama, O. van der Straten, J. Maniscalco, H. Huang, YB. Kim*, JK. Choi*, JH. Lee*, C.-K. Hu, P. McLaughlin, T. Standaert, R. Quon, and G. Bonilla, IBM Research, *Samsung Electronics Co. LTD.
14. 10.1016/B978-0-08-100165-3.00002-410.1016/B978-0-08-100165-3.00002-4 ↗
15. 10.1007/s10800-009-9990-310.1007/s10800-009-9990-3 ↗
16. 10.1149/1.277838610.1149/1.2778386 ↗
17. 10.1149/1.348451510.1149/1.3484515 ↗
18. 10.1149/1.352894210.1149/1.3528942 ↗
19. 10.1149/2.018311jss10.1149/2.018311jss ↗
20. 10.1149/1.358930810.1149/1.3589308 ↗
21. 10.1149/2.015303jss10.1149/2.015303jss ↗