Performance evaluation of junction-free and conventional III-V double-gate TFET for high-power analog/RF applications

1. Q. Li, Y. Yang, Y. Wen, X.L. Tian, W. Xiang, A fast overcurrent protection ic for sic mosfet based on current detection. IEEE Trans. Power Electron. 1–4 (2024). https://doi.org/10.1109/tpel.2024.335835310.1109/tpel.2024.3358353 ↗

2. A.A. Mohammed, Demirel.H, & Mahmood, Z. K., Analysis fin field-effect transistor design with high-k insulators. Nexo 36(06), 892–905 (2023). https://doi.org/10.5377/nexo.v36i06.1744510.5377/nexo.v36i06.17445 ↗

3. J. Lv, C. Chen, B. Liu, Y. Yan, Z. Zheng, Y. Kang, Dynamic current sharing mechanism analysis of paralleled sic mosfets considering parasitic mutual inductances based on an improved model. IEEE Trans. Power Electron. 39(6), 7536–7559 (2024). https://doi.org/10.1109/tpel.2024.336851910.1109/tpel.2024.3368519 ↗

4. K.R. Sai, K.G. Sravani, K.S. Rao, B. Balaji, V. Agarwal, Design and performance analysis of High-K gate all around Fin-Field Effect transistor. Int J. Eng. Trans. C: Aspects 37(3), 476–483 (2024). https://doi.org/10.5829/ije.2024.37.03c.0410.5829/ije.2024.37.03c.04 ↗

5. T. Ashok, C.K. Pandey, Physics based analysis of a high-performance dual line tunneling tfet with reduced corner effects. Phys. Scr. 99(2), 025005 (2024). https://doi.org/10.1088/1402-4896/ad17fb10.1088/1402-4896/ad17fb ↗

6. V. Mishra, L. Agarwal, C. Tiwari, V. Rathi, Dielectric modulated negative capacitance heterojunction tfet as biosensor: proposal and analysis. SILICON (2024). https://doi.org/10.1007/s12633-024-02902-310.1007/s12633-024-02902-3 ↗

7. W. Wei, W. Lü, Y. Han, C. Zhang, D. Chen, A novel recessed-source negative capacitance gate-all-around tunneling field effect transistor for low-power applications. Microelectron. 145, 106126 (2024). https://doi.org/10.1016/j.mejo.2024.10612610.1016/j.mejo.2024.106126 ↗

8. A. Elshamy, A. Shaker, Y. Elogail, M.S. Salem, M.E. Sabbagh, Performance optimization of high-k pocket hetero-dielectric tfet using improved geometry design. Alexandria Eng. J. /Alexandria Eng. J. 91, 30–38 (2024). https://doi.org/10.1016/j.aej.2024.01.07210.1016/j.aej.2024.01.072 ↗

9. A. Anam, S.I. Amin, D. Prasad, N. Kumar, S. Anand, Effect of ambipolarity suppression in pnpn tfet with dopant segregated schottky-drain technique. Microelectron. 145, 106116 (2024). https://doi.org/10.1016/j.mejo.2024.10611610.1016/j.mejo.2024.106116 ↗

10. M. Kumawat, G. Gopal, T. Varma, Design and analysis of hetero-dielectric junctionless-tfet(jl-tfet) with n+ pocket as label free biosensors. Phys. Scr. 99(4), 045405 (2024). https://doi.org/10.1088/1402-4896/ad2eff10.1088/1402-4896/ad2eff ↗

11. M.F. Jawad, J. Debnath, T. Rahman, J.K. Saha, RF and linearity analysis of gate engineered dual heterojunction charge plasma TFET with improved ambipolarity. J. Mater. Sci. Mater. Electron. 35(4), (2024). https://doi.org/10.1007/s10854-024-12013-910.1007/s10854-024-12013-9 ↗

12. M. Jaya, R. Lorenzo, Comprehensive review on charge plasma based junction less tfet biosensor. Microsyst. Technol. (2024). https://doi.org/10.1007/s00542-024-05698-910.1007/s00542-024-05698-9 ↗

13. R. Meshkin, An extended-source tunneling-fet with gate-overlapped n+-doped pocket. J. Electron. Mater. 52, 5980–5986 (2023). https://doi.org/10.1007/s11664-023-10524-510.1007/s11664-023-10524-5 ↗

14. J. Vishnupriyan, S.K. ChayaDevi, V. Megala et al., Design and qualitative analysis of 5-nm nanowire tfet with spacer engineering. J. Electron. Mater. 52, 2094–2099 (2023). https://doi.org/10.1007/s11664-022-10182-z10.1007/s11664-022-10182-z ↗

15. G.L. Priya, M. Venkatesh, L. Agarwal, T.S.A. Samuel, Modeling and performance analysis of Nanocavity Embedded Dopingless T-shaped Tunnel FET with high-K gate dielectric for biosensing applications. Appl. Phys. A, Mater. Sci. Process. 128(11), (2022). https://doi.org/10.1007/s00339-022-06081-z10.1007/s00339-022-06081-z ↗

16. W. Cai, M. Li, H. Li, Q. Qian, Zang., Significant performance and stability improvement of low-voltage inzno thin-film transistor. Appl. Phys. A 121, 6 (2022). https://doi.org/10.1063/5.010040710.1063/5.0100407 ↗

17. S. Panda, S. Dash, Implementing a single gate heterostructure tunnel fet as a low-power photosensor with improved sensitivity. ECS J. Solid State Sci. Technol. 11(12), 123004 (2022). https://doi.org/10.1149/2162-8777/aca79210.1149/2162-8777/aca792 ↗

18. P.H. Blessy, A. Shenbagavalli, T.S.A. Samuel, A comprehensive review on the single gate, double gate, tri-gate, and heterojunction tunnel fet for future generation devices. SILICON 15(5), 2385–2405 (2022). https://doi.org/10.1007/s12633-022-02189-210.1007/s12633-022-02189-2 ↗

19. S. Valasa, S. Tayal, L.R. Thoutam, Performance evaluation of spacer dielectric engineered vertically stacked junctionless nanosheet fet for sub-5 nm technology node. ECS J. Solid State Sci. Technol. 11(9), 093006 (2022). https://doi.org/10.1149/2162-8777/ac90ec10.1149/2162-8777/ac90ec ↗

20. Boyang & Chen, Shupeng & Wang, Shulong & Han, Tao & Zhang, Hao & Yin, Chenyu & Chen, Yaolin & Liu, Hongxia., A novel l-gate ingaas/gaassb tfet with improved performance and suppressed ambipolar effect. Micromach. 13, 1474 (2022). https://doi.org/10.3390/mi1309147410.3390/mi13091474 ↗

21. D. Madadi, S. Mohammadi, Switching performance assessment of gate-all-around inas–si vertical tfet with triple metal gate, a simulation study. Discover Nano 18, 37 (2023). https://doi.org/10.1186/s11671-023-03816-610.1186/s11671-023-03816-6 ↗

22. A. Gedam, B. Acharya, G.P. Mishra, Design of a double cavity nanotube tunnel field-effect transistor-based biosenser. ECS J. Solid State Sci. Technol. 11(8), 081012 (2022). https://doi.org/10.1149/2162-8777/ac883510.1149/2162-8777/ac8835 ↗

23. L.R. Solay, N. Kumar, S.I. Amin, P. Kumar, S. Anand, Design and performance analysis of gate-all-around negative capacitance dopingless nanowire tunnel field effect transistor. Semicond. Sci. Technol. 37(11), 115001 (2022). https://doi.org/10.1088/1361-6641/ac86e910.1088/1361-6641/ac86e9 ↗

24. A.K. Upadhyay, S.B. Rahi, S. Tayal, Y.S. Song, Recent progress on negative capacitance tunnel fet for low-power applications: device perspective. Microelectron. 129, 105583 (2022). https://doi.org/10.1016/j.mejo.2022.10558310.1016/j.mejo.2022.105583 ↗

25. S. Singh, M. Khosla, G. Wadhwa, B. Raj, Design and analysis of double-gate junctionless vertical tfet for gas sensing applications. Appl. Phys. A 127, (2021). https://doi.org/10.1007/s00339-020-04156-310.1007/s00339-020-04156-3 ↗

26. Y. Chen, D. Xu, K. Xu, N. Zhang, S. Liu, J. Zhao, Q. Luo, L.W. Snyman, J.W. Swart, Optoelectronic properties analysis of silicon light-emitting diode monolithically integrated in standard cmos ic*. Chin. Phys. B 28(10), 107801 (2019). https://doi.org/10.1088/1674-1056/ab3e4410.1088/1674-1056/ab3e44 ↗

27. K. Xu, Silicon MOS Optoelectronic Micro-Nano structure based on Reverse-Biased PN junction. Physica Status Solidi (A) 216(7), (2019). https://doi.org/10.1002/pssa.20180086810.1002/pssa.201800868 ↗

28. S. Tam, F. Hsu, P. Ko, C. Hu, R. Muller, Spatially resolved observation of visible-light emission from si mosfet’s. IEEE Electron. Device Lett. 4(10), 386–388 (1983). https://doi.org/10.1109/edl.1983.2577310.1109/edl.1983.25773 ↗