A new experimental method to extract EEPROM tunnel oxide trap density from threshold voltage distributions
Source abstract
Abstract
Abstract To ensure the reliability of EEPROM devices, it is significant to monitor the evolution of the memory array threshold voltage (V T ) distribution. In this work, impact of endurance and retention tests is evaluated on EEPROMs. Based on the extrinsic V T population evolution, the oxide tunnel trap concentration (Nit) is extracted using a 700 kbits EEPROM test chip. Data retention after Write/Erase (W/E) cycles is one of the most important reliability issues in EEPROM devices. The electric high-field stress induced during W/E cycles is mainly responsible for the degradation of the retention time because it creates intrinsic failures or traps in the EEPROM tunnel oxide. These traps serve as bridges for the trap to trap conduction current (I TAT ) in the tunnel oxide. EEPROM data retention degradation due to this stress-induced leakage current (SILC) impacts directly the EEPROM V T distribution by creating extrinsic populations. To track accurately extrinsic cells' evolution (tail bits), representative of Nit parameter, an innovative experimental plan is proposed.
Source: openaire · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Semiconductor materials and devices · Advancements in Semiconductor Devices and Circuit Design · Integrated Circuits and Semiconductor Failure Analysis
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (12)
Show source-provided references
1. Reliability performance of ETOX based flash memories
2. Stress-induced current in thin silicon dioxide films
3. Reliability of thin dielectric for nonvolatile applications10.1016/S0167-9317(99)00414-1 ↗
4. Experimental evidence of inelastic tunneling in stress-induced leakage current10.1109/16.740899 ↗
5. Mechanism of stress-induced leakage current in MOS capacitors10.1109/16.557724 ↗
6. Modeling of anomalous SILC in flash memories based on tunneling at multiple defects10.1016/S0038-1101(02)00144-2 ↗
7. Fowler–Nordheim tunneling into thermally grown SiO210.1063/1.1657043 ↗
8. A new technique for measuring threshold voltage distribution in flash EEPROM devices
9. Flash memory cells — an overview10.1109/5.622505 ↗
10. Equivalent cell approach for extraction of the SILC distribution in flash EEPROM cells10.1109/55.974806 ↗
11. Modeling of anomalous SILC in flash memories based on tunneling at multiple defects10.1016/S0038-1101(02)00144-2 ↗
12. EEPROM compact model with SILC simulation capability