Show source-provided references
7. Agarwal, S.; Plimpton, S. J.; Hughart, D. R.; Hsia, A. H.; Richter, I.; Cox, J. A.; James, C. D.; Marinella, M. J. In Resistive Memory Device Requirements for a Neural Algorithm Accelerator, International Joint Conference on Neural Networks (IJCNN), 24–29 July; IEEE, 2016; pp 929–938.
10.1109/IJCNN.2016.7727298 ↗9. Yu, Z.; Leroux, N.; Neftci, E. In Training-to-Learn with Memristive Devices, 2022 International Electron Devices Meeting (IEDM), 3–7 Dec; IEEE, 2022.
10.1109/IEDM45625.2022.10019455 ↗16. Song, J.; Cho, Y.; Park, J. S.; Jang, J. W.; Lee, S.; Song, J. H.; Lee, J. G.; Kang, I. In 7.1 An 11.5TOPS/W 1024-MAC Butterfly Structure Dual-Core Sparsity-Aware Neural Processing Unit in 8nm Flagship Mobile SoC, IEEE International Solid- State Circuits Conference-(ISSCC); IEEE, 2019.
10.1109/ISSCC.2019.8662476 ↗22. Luo, Y.; Luc, Y. C.; Yu, S. In A FeRAM Based Volatile/Non-Volatile Dual-Mode Buffer Memory for Deep Neural Network Training, Design, Automation & Test in Europe Conference & Exhibition (DATE); IEEE, 2021.
10.23919/DATE51398.2021.9474180 ↗27. Patil, A. D.; Hua, H.; Gonugondla, S.; Kang, M.; Shanbhag, N. R. In An MRAM-Based Deep In-Memory Architecture for Deep Neural Networks, IEEE International Symposium on Circuits and Systems (ISCAS), 26–29 May; IEEE, 2019.
10.1109/ISCAS.2019.8702206 ↗38. Shao, Q.; Wu, H.; Pan, Q.; Zhang, P.; Pan, L.; Wong, K.; Che, X.; Wang, K. L. In Room Temperature Highly Efficient Topological Insulator/Mo/CoFeB Spin-Orbit Torque Memory with Perpendicular Magnetic Anisotropy, IEEE International Electron Devices Meeting (IEDM); IEEE, 2018.
10.1109/IEDM.2018.8614499 ↗53. Sergey, I.; Christian, S. In Batch Normalization: Accelerating Deep Network Training by Reducing Internal Covariate Shift, Proceedings of the 32nd International Conference on Machine Learning; PMLR, 2015; pp 448–456.
59. Saligram, R.; Datta, S.; Raychowdhury, A. In CryoMem: A 4K-300K 1.3 GHz eDRAM Macro with Hybrid 2T-Gain-Cell in a 28nm Logic Process for Cryogenic Applications, IEEE Custom Integrated Circuits Conference (CICC); IEEE, 2021.
10.1109/CICC51472.2021.9431527 ↗65. Liu, Y.; Lee, A.; Qian, K.; Zhang, P.; He, H.; Ren, Z.; Cheung, S. K.; Li, Y.; Zhang, X.; Ma, Z. Cryogenic In-Memory Computing Using Tunable Chiral Edge States. 2022, arXiv:2209.09443. arXiv.org e-Printarchive. https://arxiv.org/abs/2209.09443. (accessed May 30, 2024).