journal article·2024-10-15

One-Selector-One-Resistor Integrated Memory Cells Based on Two-Dimensional Heterojunction Memory Selectors

Minliang Shen, Sheng Shen, Yueyang Jia, Yuzhuo Liu, Pengcheng Zhang, Maosong Xie, Jianyong Wei, Rui Yang

ACS Nano· Volume 18· Issue 41
Publisher page

Abstract

Selectors are critical components for reducing the sneak path leakage currents in emerging resistive random-access memory (RRAM) arrays. Two-dimensional (2D) materials provide a rich choice of materials with van der Waals stacking to form the heterostructure selectors with controllable energy barriers. Here, we experimentally demonstrate 2D-material-based heterostructure selectors with exponential current–voltage ( I – V ) relationships and integrate them with hafnium oxide (HfO x )-based RRAMs, forming one-selector-one-resistor (1S1R) cells. The multilayer graphene (MG)/tungsten disulfide (WS 2 )/platinum (Pt) selector contains two asymmetric heterojunctions with different Schottky barriers, which lead to highly nonlinear and asymmetric I – V characteristics. The 2D selectors in 1S1R cells can successfully drive RRAMs, reduce sneak path leakage current by more than 100 times, and provide the set compliance current. The 1S1R cells are further modeled and integrated into both planar and 3D memory arrays, with circuit-level simulations demonstrating that the presence of 2D selectors in large memory arrays can reduce the power consumption by up to 86%, improve the read/write margin by up to 31%, and avoid write failure. Such a platform holds high potential for constructing 3D high-density memories and performing in-memory computing.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Advanced Memory and Neural Computing · Semiconductor materials and devices · Ferroelectric and Negative Capacitance Devices

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

University of Michigan─Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai 200240, China

School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai 200240, China

State Key Laboratory of Radio Frequency Heterogeneous Integration, Shanghai Jiao Tong University, Shanghai 200240, China

Funding

Natural Science Foundation of Chongqing Municipality · Science and Technology Commission of Shanghai Municipality · National Natural Science Foundation of China · Lingang Laboratory · State Key Laboratory of Radio Frequency Heterogeneous Integration, Shenzhen University

References (48)

Show source-provided references
1. Lee, H. Y.; Chen, P. S.; Wu, T. Y.; Chen, Y. S.; Wang, C. C.; Tzeng, P. J.; Lin, C. H.; Chen, F.; Lien, C. H.; Tsai, M.J. Low Power and High Speed Bipolar Switching with a Thin Reactive Ti Buffer Layer in Robust HfO2Based RRAM. In2008 IEEE Int. Electron Devices Meeting (IEDM), 2008, pp 1–4.10.1109/IEDM.2008.4796677 ↗
2. 10.1016/j.chip.2022.10000410.1016/j.chip.2022.100004 ↗
3. Yu S. · 2016 · 210.1007/978-3-031-02030-8 ↗
4. 10.1109/MSSC.2016.254619910.1109/MSSC.2016.2546199 ↗
5. 10.1038/s41586-020-1942-410.1038/s41586-020-1942-4 ↗
6. 10.1038/s41928-017-0002-z10.1038/s41928-017-0002-z ↗
7. 10.1038/s41928-019-0220-710.1038/s41928-019-0220-7 ↗
8. 10.1038/s41467-023-41736-210.1038/s41467-023-41736-2 ↗
9. 10.1038/s41928-019-0270-x10.1038/s41928-019-0270-x ↗
10. 10.1002/aelm.20190141110.1002/aelm.201901411 ↗
11. 10.1016/j.chip.2022.10001210.1016/j.chip.2022.100012 ↗
12. Lee, W.; Park, J.; Shin, J.; Woo, J.; Kim, S.; Choi, G.; Jung, S.; Park, S.; Lee, D.; Cha, E.; Lee, H. D.; Kim, S. G.; Chung, S.; Hwang, H. Varistor-Type Bidirectional Switch (JMAX> 107A/cm2, Selectivity ∼104) for 3D Bipolar Resistive Memory Arrays. InDigest of Technical Papers─Symposium on VLSI Technology, 2012, pp 37–38.10.1109/VLSIT.2012.6242449 ↗
13. 10.1109/LED.2011.216369710.1109/LED.2011.2163697 ↗
14. 10.1063/1.481383210.1063/1.4813832 ↗
15. 10.1109/LED.2012.220939410.1109/LED.2012.2209394 ↗
16. 10.1038/s41598-017-08251-z10.1038/s41598-017-08251-z ↗
17. Huang, J. J.; Tseng, Y. M.; Luo, W. C.; Hsu, C. W.; Hou, T. H. One Selector-One Resistor (1S1R) Crossbar Array for High-Density Flexible Memory Applications. InIEEE Int. Electron Devices Meeting (IEDM), 2011, pp 733–736.10.1109/IEDM.2011.6131653 ↗
18. 10.1063/1.354420510.1063/1.3544205 ↗
19. Zhang, L.; Cosemans, S.; Wouters, D. J.; Groeseneken, G.; Jurczak, M.; Govoreanu, B. Selector Design Considerations and Requirements for 1SIR RRAM Crossbar Array. In2014 IEEE 6th Int. Memory Workshop (IMW), 2014; Vol.35, pp 1–4.10.1109/imw.2014.6849358.10.1109/imw.2014.6849358 ↗
20. 10.1038/s41378-023-00487-210.1038/s41378-023-00487-2 ↗
21. Zhao, P.; Desai, S.; Tosun, M.; Roy, T.; Fang, H.; Sachid, A.; Amani, M.; Hu, C.; Javey, A. 2D Layered Materials: From Materials Properties to Device Applications. InIEEE Int. Electron Devices Meeting (IEDM), 2015, pp 699–702.10.1109/IEDM.2015.7409780 ↗
22. 10.1038/s41699-020-00162-410.1038/s41699-020-00162-4 ↗
23. 10.1021/acsnano.1c0000210.1021/acsnano.1c00002 ↗
24. 10.1002/adfm.20230424210.1002/adfm.202304242 ↗
25. Li, L.; Magyari-Kope, B.; Wang, C. H.; Deshmukh, S.; Jiang, Z.; Li, H.; Yang, Y.; Li, H.; Tian, H.; Pop, E.; Ren, T. L.; Wong, H. S. P. First Principles Study of Memory Selectors Using Heterojunctions of 2D Layered Materials. InIEEE Int. Electron Devices Meeting (IEDM), 2018, pp 572–575.10.1109/IEDM.2018.8614711 ↗
26. 10.1007/s10832-017-0095-910.1007/s10832-017-0095-9 ↗
27. Chen, B.; Gao, B.; Fu, Y. H.; Liu, R.; Ma, L.; Huang, P.; Zhang, F. F.; Liu, L. F.; Liu, X.; Kang, J.; Co-Existed Unipolar and Bipolar Resistive Switching Effect of HfOx-based RRAM. InIEEE Silicon Nanoelectronics Workshop (SNW), 2012; Vol. 32, pp 1–2.10.1109/snw.2012.6243333.10.1109/snw.2012.6243333 ↗
28. 10.1109/ted.2014.232751410.1109/ted.2014.2327514 ↗
29. 10.1116/1.489811710.1116/1.4898117 ↗
30. 10.1016/j.chip.2022.10001410.1016/j.chip.2022.100014 ↗
31. 10.1088/2053-1591/ab102910.1088/2053-1591/ab1029 ↗
32. 10.1016/j.chip.2023.10005910.1016/j.chip.2023.100059 ↗
33. 10.1002/adts.20190000110.1002/adts.201900001 ↗
34. 10.1038/s41565-020-00789-w10.1038/s41565-020-00789-w ↗
35. 10.1038/s41928-018-0021-410.1038/s41928-018-0021-4 ↗
36. 10.1039/C4NR06922F10.1039/C4NR06922F ↗
37. 10.1016/j.chip.2023.10007910.1016/j.chip.2023.100079 ↗
38. 10.1038/s41467-018-07820-810.1038/s41467-018-07820-8 ↗
39. 10.1021/nl300220510.1021/nl3002205 ↗
40. 10.1109/TED.2012.219949710.1109/TED.2012.2199497 ↗
41. Woo, J.; Peng, X.; Yu, S. Design Considerations of Selector Device in Cross-Point RRAM Array for Neuromorphic Computing. In2018 IEEE International Symposium on Circuits and Systems (ISCAS), 2018, pp 1–4.10.1109/iscas.2018.8351735.10.1109/iscas.2018.8351735 ↗
42. Zhang, L.; Govoreanu, B.; Redolfi, A.; Crotti, D.; Hody, H.; Paraschiv, V.; Cosemans, S.; Adelmann, C.; Witters, T.; Clima, S.; Chen, Y. Y.; Hendrickx, P.; Wouters, D. J.; Groeseneken, G.; Jurczak, M. High-Drive Current (>1 MA/cm2) and Highly Nonlinear (>103) TiN/Amorphous-Silicon/TiN Scalable Bidirectional Selector with Excellent Reliability and its Variability Impact on the 1S1R Array Performance. In2014 IEEE International Electron Devices Meeting (IEDM), 2014, pp 164–167.10.1109/IEDM.2014.7047000 ↗
43. 10.1109/TED.2016.254541210.1109/TED.2016.2545412 ↗
44. 10.1109/TED.2024.338414010.1109/TED.2024.3384140 ↗
45. 10.1109/tcad.2018.278972310.1109/tcad.2018.2789723 ↗
46. 10.1021/acsnano.0c0743010.1021/acsnano.0c07430 ↗
47. Kim, S.; Liu, X.; Park, J.; Jung, S.; Lee, W.; Woo, J.; Shin, J.; Choi, G.; Cho, C.; Park, S.; Lee, D.; Cha, E. J.; Lee, B. H.; Lee, H. D.; Kim, S. G.; Chung, S.; Hwang, H. Ultrathin (<10 nm) Nb2O5/NbO2Hybrid Memory with Both Memory and Selector Characteristics for High Density 3D Vertically Stackable RRAM Applications. InIEEE Symposium on VLSI Technology, 2012, pp 155–156.10.1109/VLSIT.2012.6242508 ↗
48. Baek, I. G.; Park, C. J.; Ju, H.; Seong, D. J.; Ahn, H. S.; Kim, J. H.; Yang, M. K.; Song, S. H.; Kim, E. M.; Park, S. O.; Park, C. H.; Song, C. W.; Jeong, G. T.; Choi, S.; Kang, H. K.; Chung, C. Realization of Vertical Resistive Memory (VRRAM) using Cost Effective 3D Process. InIEEE Int. Electron Devices Meeting (IEDM), 2011, pp 737–740.10.1109/IEDM.2011.6131654 ↗