Show source-provided references
1. Lee, H. Y.; Chen, P. S.; Wu, T. Y.; Chen, Y. S.; Wang, C. C.; Tzeng, P. J.; Lin, C. H.; Chen, F.; Lien, C. H.; Tsai, M.J. Low Power and High Speed Bipolar Switching with a Thin Reactive Ti Buffer Layer in Robust HfO2Based RRAM. In2008 IEEE Int. Electron Devices Meeting (IEDM), 2008, pp 1–4.
10.1109/IEDM.2008.4796677 ↗12. Lee, W.; Park, J.; Shin, J.; Woo, J.; Kim, S.; Choi, G.; Jung, S.; Park, S.; Lee, D.; Cha, E.; Lee, H. D.; Kim, S. G.; Chung, S.; Hwang, H. Varistor-Type Bidirectional Switch (JMAX> 107A/cm2, Selectivity ∼104) for 3D Bipolar Resistive Memory Arrays. InDigest of Technical Papers─Symposium on VLSI Technology, 2012, pp 37–38.
10.1109/VLSIT.2012.6242449 ↗17. Huang, J. J.; Tseng, Y. M.; Luo, W. C.; Hsu, C. W.; Hou, T. H. One Selector-One Resistor (1S1R) Crossbar Array for High-Density Flexible Memory Applications. InIEEE Int. Electron Devices Meeting (IEDM), 2011, pp 733–736.
10.1109/IEDM.2011.6131653 ↗19. Zhang, L.; Cosemans, S.; Wouters, D. J.; Groeseneken, G.; Jurczak, M.; Govoreanu, B. Selector Design Considerations and Requirements for 1SIR RRAM Crossbar Array. In2014 IEEE 6th Int. Memory Workshop (IMW), 2014; Vol.35, pp 1–4.10.1109/imw.2014.6849358.
10.1109/imw.2014.6849358 ↗21. Zhao, P.; Desai, S.; Tosun, M.; Roy, T.; Fang, H.; Sachid, A.; Amani, M.; Hu, C.; Javey, A. 2D Layered Materials: From Materials Properties to Device Applications. InIEEE Int. Electron Devices Meeting (IEDM), 2015, pp 699–702.
10.1109/IEDM.2015.7409780 ↗25. Li, L.; Magyari-Kope, B.; Wang, C. H.; Deshmukh, S.; Jiang, Z.; Li, H.; Yang, Y.; Li, H.; Tian, H.; Pop, E.; Ren, T. L.; Wong, H. S. P. First Principles Study of Memory Selectors Using Heterojunctions of 2D Layered Materials. InIEEE Int. Electron Devices Meeting (IEDM), 2018, pp 572–575.
10.1109/IEDM.2018.8614711 ↗27. Chen, B.; Gao, B.; Fu, Y. H.; Liu, R.; Ma, L.; Huang, P.; Zhang, F. F.; Liu, L. F.; Liu, X.; Kang, J.; Co-Existed Unipolar and Bipolar Resistive Switching Effect of HfOx-based RRAM. InIEEE Silicon Nanoelectronics Workshop (SNW), 2012; Vol. 32, pp 1–2.10.1109/snw.2012.6243333.
10.1109/snw.2012.6243333 ↗41. Woo, J.; Peng, X.; Yu, S. Design Considerations of Selector Device in Cross-Point RRAM Array for Neuromorphic Computing. In2018 IEEE International Symposium on Circuits and Systems (ISCAS), 2018, pp 1–4.10.1109/iscas.2018.8351735.
10.1109/iscas.2018.8351735 ↗42. Zhang, L.; Govoreanu, B.; Redolfi, A.; Crotti, D.; Hody, H.; Paraschiv, V.; Cosemans, S.; Adelmann, C.; Witters, T.; Clima, S.; Chen, Y. Y.; Hendrickx, P.; Wouters, D. J.; Groeseneken, G.; Jurczak, M. High-Drive Current (>1 MA/cm2) and Highly Nonlinear (>103) TiN/Amorphous-Silicon/TiN Scalable Bidirectional Selector with Excellent Reliability and its Variability Impact on the 1S1R Array Performance. In2014 IEEE International Electron Devices Meeting (IEDM), 2014, pp 164–167.
10.1109/IEDM.2014.7047000 ↗47. Kim, S.; Liu, X.; Park, J.; Jung, S.; Lee, W.; Woo, J.; Shin, J.; Choi, G.; Cho, C.; Park, S.; Lee, D.; Cha, E. J.; Lee, B. H.; Lee, H. D.; Kim, S. G.; Chung, S.; Hwang, H. Ultrathin (<10 nm) Nb2O5/NbO2Hybrid Memory with Both Memory and Selector Characteristics for High Density 3D Vertically Stackable RRAM Applications. InIEEE Symposium on VLSI Technology, 2012, pp 155–156.
10.1109/VLSIT.2012.6242508 ↗48. Baek, I. G.; Park, C. J.; Ju, H.; Seong, D. J.; Ahn, H. S.; Kim, J. H.; Yang, M. K.; Song, S. H.; Kim, E. M.; Park, S. O.; Park, C. H.; Song, C. W.; Jeong, G. T.; Choi, S.; Kang, H. K.; Chung, C. Realization of Vertical Resistive Memory (VRRAM) using Cost Effective 3D Process. InIEEE Int. Electron Devices Meeting (IEDM), 2011, pp 737–740.
10.1109/IEDM.2011.6131654 ↗