Dynamic Manipulation of Chiral Domain Wall Spacing for Advanced Spintronic Memory and Logic Devices
Source abstract
Abstract
Nanoscopic magnetic domain walls (DWs), via their absence or presence, enable highly interesting binary data bits. The current-controlled, high-speed, synchronous motion of sequences of chiral DWs in magnetic nanoconduits induced by current pulses makes possible high-performance spintronic memory and logic devices. The closer the spacing between neighboring DWs in an individual conduit or nanowire, the higher the data density of the device, but at the same time, the more difficult it is to read the bits. Here, we show how the DW spacing can be dynamically varied to facilitate reading for otherwise closely packed bits. In the first method, the current density is increased in portions of the conduit that, thereby, locally speeds up the DWs, decompressing them and making them easier to read. In the second method, a localized bias current is used to compress and decompress the DW spacing. Both of these methods are demonstrated experimentally and validated by micromagnetic simulations. DW compression and decompression rates as high as 88% are shown. These methods can increase the density with which DWs can be packed in future DW-based spintronic devices by more than an order of magnitude.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Magnetic properties of thin films · Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Max Planck Institute for Microstructure Physics, D-06120 Halle (Saale), Germany
Martin Luther University Halle-Wittenberg, 06108 Halle (Saale), Germany
Funding
Samsung · Deutsche Forschungsgemeinschaft · Alexander von Humboldt-Stiftung · H2020 European Research Council
References (24)
Show source-provided references
1. 10.1038/s41586-020-2061-y10.1038/s41586-020-2061-y ↗
2. 10.1109/TED.2021.306152310.1109/TED.2021.3061523 ↗
3. 10.1002/aelm.20220041210.1002/aelm.202200412 ↗
4. 10.1016/j.physrep.2022.02.00110.1016/j.physrep.2022.02.001 ↗
5. 10.1109/MNANO.2022.319513110.1109/MNANO.2022.3195131 ↗
6. 10.1126/science.aba555510.1126/science.aba5555 ↗
7. 10.1038/s41565-022-01213-110.1038/s41565-022-01213-1 ↗
8. 10.1038/s41565-022-01215-z10.1038/s41565-022-01215-z ↗
9. 10.1038/s41467-023-43468-910.1038/s41467-023-43468-9 ↗
10. 10.1021/acsnano.2c0974410.1021/acsnano.2c09744 ↗
11. 10.1002/adma.20200799110.1002/adma.202007991 ↗
12. 10.1038/s41565-018-0255-310.1038/s41565-018-0255-3 ↗
13. 10.1038/s41467-019-12676-710.1038/s41467-019-12676-7 ↗
14. 10.1038/nnano.2014.32410.1038/nnano.2014.324 ↗
15. 10.1126/science.114579910.1126/science.1145799 ↗
16. 10.1126/science.115458710.1126/science.1154587 ↗
17. Thomas, L.; Yang, S.H.; Ryu, K.S.; Hughes, B.; Rettner, C.; Wang, D.S.; Tsai, C.H.; Shen, K.H.; Parkin, S. S. P.; In Racetrack Memory: a high-performance, low-cost, non-volatile memory based on magnetic domain walls. International Electron Devices Meeting (IEDM), 2011, p 24-2.10.1109/IEDM.2011.6131603 ↗
18. Annunziata A. J. · 201110.1109/IEDM.2011.6131604 ↗
19. 10.1109/JPROC.2020.297571910.1109/JPROC.2020.2975719 ↗
20. 10.1103/PhysRevApplied.9.02403210.1103/PhysRevApplied.9.024032 ↗
21. 10.1038/nnano.2013.10210.1038/nnano.2013.102 ↗
22. 10.1038/ncomms1027510.1038/ncomms10275 ↗
23. 10.1021/acs.nanolett.9b0420010.1021/acs.nanolett.9b04200 ↗
24. 10.1038/s41928-021-00593-x10.1038/s41928-021-00593-x ↗