journal article·2026-06-17Open access

Physical Unclonable Function Based on 3D‐NAND Flash Array Structure With Multi‐Chip Implementation

Hwiho Hwang, Sangwook Youn, Jinwoo Park, Dayeon Yu, Hyungjin Kim

Abstract

ABSTRACT As a promising hardware‐based security primitive, physical unclonable functions (PUFs) exploit stochastic, process‐induced variations in physical properties to generate unique and unclonable device fingerprints. However, conventional CMOS‐based PUFs require large and complex circuitry, leading to increased area and power consumption. To address this, we propose a PUF based on a 3D‐NAND flash array utilizing intrinsic string current variations. Unlike prior write‐based approaches, it employs read operations for CRP extraction, thereby avoiding stress‐induced degradation. Challenges are applied via string select lines and bitlines, while each wordline functions as an independent PUF chip. A 1‐bit response is generated by comparing summed string currents. Thanks to the high cell density of 3D‐NAND flash, multiple stacked PUF chips with an exponentially large CRP capacity can be integrated into a single array. We fabricated 48 × 24 planar NAND flash arrays using charge‐trap flash, confirming current variability due to process variation and randomly formed poly‐Si grain boundaries. A 48 × 24 × 8 3D‐NAND PUF was implemented using measured data, achieving near‐ideal PUF metrics and passing autocorrelation analysis, all 16 NIST statistical tests and ML attack simulations. These results highlight the potential of 3D‐NAND flash for scalable, reliable hardware security.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: Physical Unclonable Functions (PUFs) and Hardware Security · Cryptographic Implementations and Security · Electrostatic Discharge in Electronics

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Division of Materials Science and Engineering and Department of Semiconductor Engineering Hanyang University Seoul South Korea

Funding

National Research Foundation of Korea · Institute for Information and communications Technology Promotion · Korea Institute for Advancement of Technology

References (68)

Show source-provided references
1. The Internet of Things: A Survey10.1016/j.comnet.2010.05.010 ↗
2. A Survey on Internet of Things: Architecture, Enabling Technologies, Security and Privacy, and Applications10.1109/JIOT.2017.2683200 ↗
3. DeepThings: Distributed Adaptive Deep Learning Inference on Resource‐Constrained IoT Edge Clusters10.1109/TCAD.2018.2858384 ↗
4. Machine Learning in IoT Security: Current Solutions and Future Challenges10.1109/COMST.2020.2986444 ↗
5. Lightweight Security Architecture Based on Embedded Virtualization and Trust Mechanisms for IoT Edge Devices10.1109/MCOM.2018.1701047 ↗
6. Bias‐Independent True Random Number Generator Circuit using Memristor Noise Signals as Entropy Source10.1002/aisy.202400648 ↗
7. Stochastic Memory Devices for Security and Computing10.1002/aelm.201900198 ↗
8. A Novel True Random Number Generator Based on a Stochastic Diffusive Memristor10.1038/s41467-017-00869-x ↗
9. Optimization of Random Telegraph Noise Characteristics in Memristor for True Random Number Generator10.1002/aisy.202200358 ↗
10. Self‐Clocking Fast and Variation Tolerant True Random Number Generator Based on a Stochastic Mott Memristor10.1038/s41467-021-23184-y ↗
11. True Random Number Generator Using Memcapacitor With Charge Trapping Layer10.1109/LED.2024.3411549 ↗
12. Tunable Stochastic Memristors for Energy‐Efficient Encryption and Computing10.1038/s41467-024-47488-x ↗
13. True Random Number Generator Using Stochastic Noise Signal of Memristor With Variation Tolerance10.1016/j.chaos.2024.115708 ↗
14. Physical Unclonable Functions and Applications: A Tutorial10.1109/JPROC.2014.2320516 ↗
15. Physical Unclonable Functions10.1038/s41928-020-0372-5 ↗
16. B.Gassend D.Clarke M.Van Dijk andS.Devadas “Silicon Physical Random Functions ” inProceedings of the 9th ACM Conference on Computer and Communications Security(2002) 148–160.10.1145/586110.586132 ↗
17. Physical Unclonable Functions For Device Authentication and Secret Key Generation
18. Improved Ring Oscillator PUF: An FPGA‐Friendly Secure Primitive10.1007/s00145-010-9088-4 ↗
19. A Multiplexer‐Based Arbiter PUF Composition with Enhanced Reliability and Security10.1109/TC.2017.2749226 ↗
20. A 373‐F2 0.21%‐Native‐BER EE SRAM Physically Unclonable Function With 2‐D Power‐Gated Bit Cells andV SSBias‐Based Dark‐Bit Detection
21. Hardware‐Intrinsic Security Primitives Enabled by Analogue State and Nonlinear Conductance Variations in Integrated Memristors10.1038/s41928-018-0039-7 ↗
22. Utilizing the Variability of Resistive Random Access Memory to Implement Reconfigurable Physical Unclonable Functions10.1109/LED.2014.2385870 ↗
23. Experimental Characterization of Physical Unclonable Function Based on 1 kb Resistive Random Access Memory Arrays10.1109/LED.2015.2496257 ↗
24. A Provable Key Destruction Based on Memristive Crossbar Arrays10.1038/s41928-018-0146-5 ↗
25. Conduction Mechanism Effect on Physical Unclonable Function Using Al2O3/TiOX Memristors10.1016/j.chaos.2021.111388 ↗
26. M.Mahmoodi H.Nili Z.Fahimi S.Larimian H.Kim andD.Strukov “Ultra‐Low Power Physical Unclonable Function With Nonlinear Fixed‐Resistance Crossbar Circuits ”2019 IEEE International Electron Devices Meeting (IEDM)(IEEE 2019) 30.1. 1–30.1. 4.10.1109/IEDM19573.2019.8993618 ↗
27. J.Park T.‐H.Kim S.Kim et al. “Highly Reliable Physical Unclonable Functions Using Memristor Crossbar With Tunneling Conduction ”2022 International Electron Devices Meeting (IEDM)(IEEE 2022) 18.3. 1–18.3. 4.10.1109/IEDM45625.2022.10019539 ↗
28. Concealable Physically Unclonable Function Chip With a Memristor Array10.1126/sciadv.abn7753 ↗
29. A Novel Physical Unclonable Function (PUF) Using 16 × 16 Pure‐HfOx Ferroelectric Tunnel Junction Array for Security Applications10.1088/1361-6528/ac1dd5 ↗
30. Physical Unclonable Functions Using Ferroelectric Tunnel Junctions10.1109/LED.2021.3075427 ↗
31. H.Shao Y.Zhou W.Huang et al. “A Novel FeFET Array‐Based PUF: Co‐Optimization of Entropy Source and CRP Generation for Enhanced Robustness in IoT Security ” in2023 International Electron Devices Meeting (IEDM)(IEEE 2023) 1–4.10.1109/IEDM45741.2023.10413787 ↗
32. Electrically‐Reconfigurable Extremely‐High Density Physical Unclonable Cryptographic Keys Based on Aurivillius Ferroelectrics10.1002/adfm.202314883 ↗
33. Demonstration of High‐Reconfigurability and Low‐Power Strong Physical Unclonable Function Empowered by FeFET Cycle‐to‐Cycle Variation and Charge‐Domain Computing10.1038/s41467-024-55380-x ↗
34. Extracting Device Fingerprints From Flash Memory by Exploiting Physical Variations10.1007/978-3-642-21599-5_14 ↗
35. Y.Wang W.Yu S.Wu G.Malysa G. E.Suh andE. C.Kan “Flash Memory For Ubiquitous Hardware Security Functions: True Random Number Generation and Device Fingerprints ” in2012 IEEE Symposium on Security and Privacy(IEEE 2012):33–47.10.1109/SP.2012.12 ↗
36. S. Q.Xu W.Yu G. E.Suh andE. C.Kan “Understanding Sources of Variations in Flash Memory for Physical Unclonable Functions ” in2014 IEEE 6th International Memory Workshop (IMW)(IEEE 2014):1–4.
37. Investigation of Physically Unclonable Functions Using Flash Memory for Integrated Circuit Authentication10.1109/TNANO.2015.2397956 ↗
38. An Aging‐Resistant NAND Flash Memory Physical Unclonable Function10.1109/TED.2020.2968272 ↗
39. Reliable Techniques for Integrated Circuit Identification and True Random Number Generation Using 1.5‐Transistor Flash Memory10.1016/j.vlsi.2017.10.001 ↗
40. M. S.Song S.Ahn H.Hwang andH.Kim “Memcapacitor Crossbar Array With Charge Trapping Layer for Physical Unclonable Function in NAND Flash Architecture ” in2023 Int. Electron Devices Meeting (IEDM)(IEEE 2023) 1–4.10.1109/IEDM45741.2023.10413842 ↗
41. Concealable Physical Unclonable Functions Using Vertical NAND Flash Memory10.1038/s41467-025-60415-y ↗
42. A Novel BTBT Erase‐Based PUF Generation Method With High Throughput in a 3‐D NAND Flash Memory10.1109/TED.2025.3566061 ↗
43. Cycling‐Induced Charge Trapping/Detrapping in Flash Memories—Part I: Experimental Evidence10.1109/TED.2016.2617888 ↗
44. A.Fayrushin K.Seol J.Na S.Hur J.Choi andK.Kim “The New Program/Erase Cycling Degradation Mechanism of NAND Flash Memory Devices ” in2009 IEEE Int. Electron Devices Meeting (IEDM)(IEEE 2009) 1–4.10.1109/IEDM.2009.5424213 ↗
45. Intrinsic Threshold Voltage Fluctuations in Decanano MOSFETs Due to Local Oxide Thickness Variations10.1109/16.974757 ↗
46. Intrinsic Parameter Fluctuations in Decananometer Mosfets Introduced by Gate Line Edge Roughness10.1109/TED.2003.813457 ↗
47. Compact Modeling of Variability Effects in Nanoscale nand Flash Memories10.1109/TED.2011.2147319 ↗
48. Comparative Simulation Study of the Different Sources of Statistical Variability in Contemporary Floating‐Gate Nonvolatile Memory10.1109/TED.2011.2167511 ↗
49. Simulation and Investigation of Random Grain‐Boundary‐Induced Variabilities for Stackable NAND Flash Using 3‐D Voronoi Grain Patterns10.1109/TED.2014.2308951 ↗
50. R.Degraeve S.Clima V.Putcha et al. “Statistical Poly‐Si Grain Boundary Model With Discrete Charging Defects and its 2D and 3D Implementation for Vertical 3D NAND Channels ”2015 IEEE International Electron Devices Meeting (IEDM)(IEEE 2015) 5.6. 1–5.6. 4.10.1109/IEDM.2015.7409636 ↗
51. W.‐J.Tsai W.Lin C.Cheng et al. “Polycrystalline‐silicon Channel Trap Induced Transient Read Instability in a 3D NAND Flash Cell String ”2016 IEEE International Electron Devices Meeting (IEDM)(IEEE 2016):11.3. 1–11.3. 4.10.1109/IEDM.2016.7838395 ↗
52. A.Subirats A.Arreghini E.Capogreco et al. “Experimental and Theoretical Verification of Channel Conductivity Degradation due to Grain Boundaries and Defects in 3D NAND ”2017 IEEE Int. Electron Devices Meeting (IEDM)(IEEE 2017) 21.2. 1–21.2. 4.10.1109/IEDM.2017.8268433 ↗
53. Characterization and Modeling of Temperature Effects in 3‐D NAND Flash Arrays—Part I: Polysilicon‐Induced Variability10.1109/TED.2018.2838524 ↗
54. A 20F 2 /Bit Current‐Integration‐Based Differential nand‐Structured PUF for Stable and V / T Variation‐Tolerant Low‐Cost IoT Security10.1109/JSSC.2022.3192903 ↗
55. Hardware Security Primitive Exploiting Intrinsic Variability in Analog Behavior of 3‐D NAND Flash Memory Array10.1109/TED.2019.2903786 ↗
56. S.Lee C.Kim M.Kim et al. “A 1Tb 4b/cell 64‐Stacked‐WL 3D NAND Flash Memory With 12MB/s Program Throughput ”2018 IEEE International Solid‐State Circuits Conference‐(ISSCC)(IEEE 2018):340–342.10.1109/ISSCC.2018.8310323 ↗
57. A 1.33‐Tb 4‐Bit/Cell 3‐D Flash Memory on a 96‐Word‐Line‐Layer Technology10.1109/JSSC.2019.2941758 ↗
58. A 1‐Tb 4‐b/cell 4‐Plane 162‐Layer 3‐D Flash Memory With 2.4‐Gb/s IO Interface10.1109/JSSC.2022.3193326 ↗
59. 3‐D NAND Technology Achievements and Future Scaling Perspectives10.1109/TED.2020.2968079 ↗
60. M.Kim S. W.Yun andJ.Park “A 1Tb 3b/cell 8th‐Generation 3D‐NAND Flash Memory With 164MB/s Write Throughput and a 2.4 Gb/s Interface ” in2022 IEEE International Solid‐State Circuits Conference (ISSCC)(IEEE 2022) 136–137.10.1109/ISSCC42614.2022.9731640 ↗
61. 256 Gb 3 b/Cell V‐nand Flash Memory With 48 Stacked WL Layers10.1109/JSSC.2016.2604297 ↗
62. W.Cheong C.Yoon S.Woo et al. “A Flash Memory Controller for 15µs Ultra‐Low‐Latency SSD Using High‐Speed 3D NAND Flash With 3µs Read Time ” in2018 IEEE Int. Solid‐State Circuits Conf. (ISSCC)(IEEE 2018) 338–340.10.1109/ISSCC.2018.8310322 ↗
63. Lightweight and Privacy‐Preserving Two‐Factor Authentication for IoT Devices
64. A Secure Authentication Protocol for Internet of Vehicles10.1109/ACCESS.2019.2891105 ↗
65. Efficient and Secure Service‐Oriented Authentication Supporting Network Slicing for 5G‐Enabled IoT10.1109/JSAC.2018.2815418 ↗
66. Characterization of Inter‐Cell Interference in 3D NAND Flash Memory
67. Helper Data Algorithms for PUF‐Based Key Generation: Overview and Analysis10.1109/TCAD.2014.2370531 ↗
68. S. K.Mathew S. K.Satpathy M. A.Anders et al. “16.2 A 0.19 pJ/b PVT‐Variation‐Tolerant Hybrid Physically Unclonable Function Circuit for 100% Stable Secure Key Generation in 22nm CMOS ” in2014 IEEE International Solid‐State Circuits Conference Digest of Technical Papers (ISSCC)(IEEE 2014) 278–279.10.1109/ISSCC.2014.6757433 ↗