Modulation of Electronic Properties in Monolayer–Bilayer Junctions of Transition-Metal Dichalcogenides: Combined First-Principles Calculation and Potential Energy Simulation
Source abstract
Abstract
High Resolution Image Download MS PowerPoint Slide Transition-metal dichalcogenides (TMDs) have emerged as promising candidates for advanced nanoelectronic materials owing to their atomically thin nature and tunable electronic properties. However, unavoidable thickness nonuniformity during material growth can introduce in-plane layer discontinuities, which fundamentally modify the local electronic structure. In this work, we demonstrate that in-plane thickness discontinuities in TMDs can be regarded as intrinsic lateral heterojunctions, giving rise to localized interface states and effective transport barriers. By establishing a connection between atomistic electronic structure and device-relevant behavior, we present first-principles density-functional theory (DFT) analysis of in-plane monolayer–bilayer MoS 2, MoTe 2, WS 2, and WSe 2, combined with electrostatic potential simulations. The band gap exhibits a pronounced thickness dependence, with a large deviation ranging from 10.7–19.1% at the Heyd–Scuseria–Ernzerhof level when transitioning from monolayers to bilayers, while the change rapidly saturates for thicker layers (e.g., ∼5% from bilayers to trilayers). In contrast to conventional vertical two-dimensional (2D) heterostructures, the in-plane monolayer–bilayer junction introduces hybridized interface states within the forbidden gap. To gain deeper insight into this effect, we performed electrostatic potential simulations coupled with material parameters extracted from DFT calculations to evaluate the effective junction gap to characterize the local transport barrier. The simulation results reveal that the monolayer–bilayer heterojunctions form a type-I band alignment. Specifically, a monolayer–bilayer–monolayer configuration acts as a carrier confinement region, whereas a bilayer–monolayer–bilayer configuration behaves as a quantum well. Such thickness-induced band offsets and interface hybridization can introduce nonuniform electrostatic potentials and undesired carrier localization in device channels. These findings establish in-plane thickness discontinuity as an intrinsic heterojunction in TMDs and provide a quantitative framework linking atomic-scale electronic modulation to device-relevant transport behavior, with important implications for the design and variability of future nanoelectronic devices.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: 2D Materials and Applications · Graphene research and applications · Topological Materials and Phenomena
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Parallel and Scientific Computing Laboratory, Institute of Communications Engineering
National Yang Ming Chiao Tung University
Parallel and Scientific Computing Laboratory, Institute of Communications Engineering, Institute of Intelligent Bioelectrical Engineering, Department of Electronics and Electrical Engineering, Institute of Pioneer Semiconductor Innovation, Institute of Artificial Intelligence Innovation, Department of Microelectronics
Funding
National Science and Technology Council
References (59)
Show source-provided references
1. 10.1103/PhysRevLett.105.13680510.1103/PhysRevLett.105.136805 ↗
2. 10.1038/nnano.2012.19310.1038/nnano.2012.193 ↗
3. 10.1002/adma.20130413810.1002/adma.201304138 ↗
4. 10.1038/s42254-019-0110-y10.1038/s42254-019-0110-y ↗
5. 10.1038/s41586-021-03339-z10.1038/s41586-021-03339-z ↗
6. Chiu, K.H.; Wu, W.C.; Huang, H.Y.; Chih, J.H.; Chang, Y.C.; Wang, S. T.; Chen, H.Y.; Lin, C.Y.; Lien, D.H.; Hu, C.; Chien, C.H. In Homo-Channel WSe 2 n/pFETs with High Performance and On/Off Ratio Using Tunable Doping , 2025 Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits Kyoto, Japan, 2025; pp 1–3.10.23919/VLSITechnologyandCir65189.2025.11074883 ↗
7. 10.1021/nn203715c10.1021/nn203715c ↗
8. 10.1038/s41699-023-00371-710.1038/s41699-023-00371-7 ↗
9. 10.1038/s41586-021-03472-910.1038/s41586-021-03472-9 ↗
10. 10.1002/adma.20160275710.1002/adma.201602757 ↗
11. 10.1021/acsnano.9b0828810.1021/acsnano.9b08288 ↗
12. Wu, W.C.; Hung, T. Y. T.; Sathaiya, D. M.; Chen, E.; Hsu, C.F.; Yun, W.; Hu, H.C.; Liu, B.H.; Lee, T. Y.; Kei, C.C.; Chang, W.H.; Cai, J.; Jeff, W.; Wu, C.C.; Wong, H.S. P.; Chien, C.H.; Cheng, C.C.; Radu, I. P. In On the Extreme Scaling of Transistors with Monolayer MoS 2 Channel , Symposium on VLSI Technology and Circuits (VLSI Technology and CircuitsIEEE0242; IEEE: Honolulu, HI, USA, 2024; pp 1–2.10.1109/VLSITechnologyandCir46783.2024.10631401 ↗
13. 10.1021/acs.chemmater.2c0117610.1021/acs.chemmater.2c01176 ↗
14. Cullen, C. P.; Hartwig, O.; Coileáin, C. Ó.; McManus, J. B.; Peters, L.; Ilhan, C.; Duesberg, G. S.; McEvoy, N. Synthesis and Thermal Stability of TMD Thin Films: A Comprehensive XPS and Raman Study. 2021, arXiv:2106.07366. arXiv.org e-Print archive. https://arxiv.org/abs/2106.07366.
15. 10.1088/2053-1583/aa636c10.1088/2053-1583/aa636c ↗
16. 10.1038/s41467-021-27195-710.1038/s41467-021-27195-7 ↗
17. 10.1103/PhysRevB.85.11531710.1103/PhysRevB.85.115317 ↗
18. 10.1103/PhysRevB.87.23531210.1103/PhysRevB.87.235312 ↗
19. 10.1002/pssa.20170021810.1002/pssa.201700218 ↗
20. 10.1021/acs.jpcc.6b0874810.1021/acs.jpcc.6b08748 ↗
21. 10.3390/nano1318252210.3390/nano13182522 ↗
22. Smets, Q.; Verreck, D.; Shi, Y.; Arutchelvan, G.; Groven, B.; Wu, X.; Sutar, S.; Banerjee, S.; Mehta, A. N.; Lin, D.; Asselberghs, I.; Radu, I. In Sources of Variability in Scaled MoS2 FETs , 2020 IEEE International Electron Devices Meeting (IEDM); IEEE: San Francisco, CA, USA, 2020; pp 3.1.1–3.1.4.10.1109/IEDM13553.2020.9371890 ↗
23. 10.1038/s41467-020-19053-910.1038/s41467-020-19053-9 ↗
24. Maxey, K.; Naylor, C. H.; O’Brien, K. P.; Penumatcha, A.; Oni, A.; Mokhtarzadeh, C.; Dorow, C. J.; Rogan, C.; Holybee, B.; Tronic, T.; Adams, D.; Arefin, N.; Sen Gupta, A.; Lin, C.C.; Zhong, T.; Lee, S.; Kitamura, A.; Bristol, R.; Clendenning, S. B.; Avci, U.; Metz, M. In 300 Mm MOCVD 2D CMOS Materials for More (Than) Moore Scaling , 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits); IEEE: Honolulu, HI, USA, 2022; pp 419–420.10.1109/VLSITechnologyandCir46769.2022.9830457 ↗
25. 10.1109/TSM.2011.218196410.1109/TSM.2011.2181964 ↗
26. Chen, H.W.; Chiu, Y.Y.; Li, Y. In Random Interface-Traps-Induced Characteristic Fluctuation in 16-Nm High-κ/Metal Gate CMOS Device and SRAM Circuit , 2011 11th IEEE International Conference on Nanotechnology; IEEE: Portland, OR, USA, 2011; pp 1159–1162.10.1109/NANO.2011.6144566 ↗
27. 10.1109/TED.2009.203630910.1109/TED.2009.2036309 ↗
28. 10.1016/j.mee.2011.03.03710.1016/j.mee.2011.03.037 ↗
29. 10.1021/acsanm.5c0459910.1021/acsanm.5c04599 ↗
30. 10.1021/jacs.4c1119010.1021/jacs.4c11190 ↗
31. 10.1016/j.cclet.2023.10862810.1016/j.cclet.2023.108628 ↗
32. Du, T.; Zhang, W.; Fong, X.; Hu, G.; Zhou, P.; Lu, Y. In Comprehensive Modeling and Investigation of Intrinsic Variation Source Fluctuation in 2D-Layered Thin Film Transistors , 2025 IEEE International Reliability Physics Symposium (IRPS); IEEE: Monterey, CA, USA, 2025; pp 1–6.10.1109/IRPS48204.2025.10982774 ↗
33. 10.1039/D4CP00707G10.1039/D4CP00707G ↗
34. 10.1002/adma.20110479810.1002/adma.201104798 ↗
35. 10.1021/nn501175k10.1021/nn501175k ↗
36. 10.1038/srep1859610.1038/srep18596 ↗
37. 10.1021/nn405719x10.1021/nn405719x ↗
38. 10.1021/jacs.6b1215610.1021/jacs.6b12156 ↗
39. 10.1021/acsnano.7b0768210.1021/acsnano.7b07682 ↗
40. 10.1021/nl500666m10.1021/nl500666m ↗
41. 10.1038/s41467-020-17517-610.1038/s41467-020-17517-6 ↗
42. 10.1039/C5RA27871F10.1039/C5RA27871F ↗
43. 10.1021/acsami.5b0006310.1021/acsami.5b00063 ↗
44. 10.1039/D1NJ02440J10.1039/D1NJ02440J ↗
45. 10.1109/JEDS.2025.357501510.1109/JEDS.2025.3575015 ↗
46. 10.1038/s41467-020-20732-w10.1038/s41467-020-20732-w ↗
47. 10.1021/acsnano.5c1921710.1021/acsnano.5c19217 ↗
48. Gao, T.; Li, X.; Han, L.; Wu, Y. In Tunable Synaptic Devices Based on Ambipolar MoTe 2 Transistor , 5th IEEE Electron Devices Technology & Manufacturing Conference (EDTM); IEEE: Chengdu, China, 2021; pp 1–3.10.1109/EDTM50988.2021.9421022 ↗
49. Chou, A.S.; Lin, Y.T.; Li, M.Y.; Mao, P.S.; Hsu, C.H.; Chou, S.A.; Hsu, Y.W.; Ku, S.; Arutchelvan, G.; Yun, W.S.; Hsu, C.F.; Wu, W.C.; Hung, T. Y. T.; Li, M.Z.; Heh, D.; Ho, P.H.; Chiu, Y.Z.; Vellianitis, G.; Van Dal, M.; Chang, W.H.; Wu, C.I.; Cheng, C.C.; Radu, I.; Cao, M. In Performance Step-Up in PMOS with Monolayer WSe 2 Channel , 2025 Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits); IEEE: Kyoto, Japan, 2025; pp 1–3.10.23919/VLSITechnologyandCir65189.2025.11075167 ↗
50. 10.1103/RevModPhys.71.125310.1103/RevModPhys.71.1253 ↗
51. 10.1038/s41467-020-16023-z10.1038/s41467-020-16023-z ↗
52. 10.1088/1361-648X/ab400710.1088/1361-648X/ab4007 ↗
53. 10.1103/PhysRevLett.77.386510.1103/PhysRevLett.77.3865 ↗
54. 10.1073/pnas.162135211410.1073/pnas.1621352114 ↗
55. 10.1016/S0010-4655(03)00203-010.1016/S0010-4655(03)00203-0 ↗
56. 10.1038/s41699-018-0050-x10.1038/s41699-018-0050-x ↗
57. 10.1186/1556-276X-9-63310.1186/1556-276X-9-633 ↗
58. 10.3390/pr1310310310.3390/pr13103103 ↗
59. 10.1021/acs.jpcc.2c0104410.1021/acs.jpcc.2c01044 ↗