journal article·2018-05-25

Rapid Fabrication of 100 nm or Thinner Fully Depleted Silicon-on-Insulator Materials for Ultralow Energy Consumption

Benjamin T.-H. Lee, Ching-Han Huang, Chia-Che Ho, Fa-Sain Lo

ACS Applied Nano Materials· Volume 1· Issue 5
Publisher page

Abstract

The fully depleted silicon-on-insulator (FD-SOI) wafer is the core material of the FD-SOI technology used for manufacturing the applications with ultralow energy consumption for internet of things, artificial intelligence, automotive, and wearable devices. Ion-cut process is the main technology to fabricate FD-SOI wafers. After ion cutting, the silicon layer transferred on the insulator includes a spongelike damaged layer. Therefore, it must contain a thinning buffer layer with a thickness more than 150 nm to remove the damaged layer by a polishing step. The requirement of the additional buffer layer makes the direct fabrication of a less than 100 nm thick SOI layer from the as-split status impossible. Here, we develop a process based on solid-phase epitaxial growth (SPEG) technique, abandoning the polishing step, and thus achieve a one-step fabrication of FD-SOI substrate. First, inducing amorphization of an SOI layer via blistering supersaturated hydrogen ions through microwaving fully consumes the possible stable defect clusters. Next, using SPEG technique catalyzed by surrounding hydrogen ions restores the amorphized SOI layer to the initial crystalline structure. To approach the purpose, a silicon (Si)-clad layer deposited on the oxidized surface was used. The Si-clad layer has two functions promoting the success of SPEG processing. It acts as a filter to prevent co-implanted impurities in the silicon layer to avoid the occurrence of crystal segregation during recrystallization. It also serves as a sacrificial layer to bring the split location close to the implant peak causing the hydrogen concentration in the entire SOI layer in supersaturation. When amorphizing this layer, an undamaged crystalline layer is retained at the interface of the SiO2/Si as a seed layer to promote the regrowth of a perfect SOI layer in a argon-annealing step. By integrating with the ion-shower implantation used in flat-panel display manufacturing, the technology can fabricate the next generation of larger SOI wafers without the need to upgrade the ion implanter.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Semiconductor materials and devices · Thin-Film Transistor Technologies · Silicon Nanostructures and Photoluminescence

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Department of Mechanical Engineering, National Central University, Taoyuan City 32001, Taiwan, ROC

Funding

Ministry of Science and Technology, Taiwan

References (42)

Show source-provided references
1. 10.1109/JPROC.2009.203447610.1109/JPROC.2009.2034476 ↗
2. Franceschi, S. D.; Hutin, L.; Maurand, R.; Bourdet, L.; Bohuslavskyi, H.; Corna, A.; Kotekar-Patil, D.; Barraud, S.; Jehl, X.; Niquet, Y. M.; Sanquer, M.; Vinet, M. In Soi Technology for Quantum Information Processing, 2016 IEEE International Electron Devices Meeting (IEDM), Dec 3–7, 2016; IEEE: New York, 2016; pp 13.4.1–13.4.4.10.1109/IEDM.2016.7838409 ↗
3. 10.1038/ncomms1357510.1038/ncomms13575 ↗
4. Maleville, C. In Engineered Substrates for Moore and More Than Moore’s Law: Device Scaling: Entering the Substrate Era; SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S); IEEE, 2015; pp 1–5.10.1109/S3S.2015.7333494 ↗
5. Karel, A.; Comte, M.; Galliere, J.M.; Azaïs, F.; Renovell, M. In Comparative Study of Bulk, Fdsoi and Finfet Technologies in Presence of a Resistive Short Defect; Test Symposium (LATS), 2016, 17th Latin American, IEEE, 2016; pp 129–134.10.1109/LATW.2016.7483352 ↗
6. 10.1063/1.12012710.1063/1.120127 ↗
7. 10.1049/el:1995080510.1049/el:19950805 ↗
8. Bruel, M. Process for the Production of Thin Semiconductor Material Films. U.S. Patent No. 5,374,564, 1994.
9. 10.1038/nphys219610.1038/nphys2196 ↗
10. 10.1038/nature1038110.1038/nature10381 ↗
11. 10.1039/c2nr32394j10.1039/c2nr32394j ↗
12. 10.1039/C0EE00281J10.1039/C0EE00281J ↗
13. Keshavarzi, A.; Somasekhar, D.; Rashed, M.; Ahmed, S.; Maitra, K.; Miller, R.; Knorr, A.; Jin, C.; Augur, R.; Banna, S.; Shaw, C. H.; Halliyal, A.; Schroeder, U.; Wei, A.; Egley, J.; Korablev, K.; Luning, S.; Lin, M. R.; Venkatesan, S.; Kengeri, S.; Bartlett, G. In Architecting Advanced Technologies for 14nm and Beyond with 3d Finfet Transistors for the Future Soc. Applications, Electron Devices Meeting (IEDM), 2011 IEEE International, Dec 5–7, 2011; IEEE, 2011; pp 4.1.1–4.1.4.10.1109/IEDM.2011.6131485 ↗
14. 10.1021/nl400873m10.1021/nl400873m ↗
15. 10.1016/j.nimb.2003.11.04310.1016/j.nimb.2003.11.043 ↗
16. 10.1103/PhysRevLett.98.22740110.1103/PhysRevLett.98.227401 ↗
17. 10.1063/1.172369910.1063/1.1723699 ↗
18. Rubin L. · Industrial Physicist. · 2003 · 9 · 12
19. 10.1016/S0168-583X(00)00540-110.1016/S0168-583X(00)00540-1 ↗
20. 10.1063/1.9056410.1063/1.90564 ↗
21. 10.1063/1.480232010.1063/1.4802320 ↗
22. Nakamura T. · Oki Tech. Rev. · 2004 · 71 · 67
23. Tong Q. Y. · 1999 · 297
24. 10.1016/S0022-3093(99)00754-110.1016/S0022-3093(99)00754-1 ↗
25. 10.1002/(SICI)1521-396X(199901)171:1<27::AID-PSSA27>3.0.CO;2-010.1002/(SICI)1521-396X(199901)171:1<27::AID-PSSA27>3.0.CO;2-0 ↗
26. 10.1016/S0921-5107(99)00511-510.1016/S0921-5107(99)00511-5 ↗
27. Nastasi M. · 2007
28. 10.1103/PhysRevB.30.362910.1103/PhysRevB.30.3629 ↗
29. 10.1016/S0920-2307(88)80005-710.1016/S0920-2307(88)80005-7 ↗
30. 10.1063/1.280691310.1063/1.2806913 ↗
31. 10.1016/0167-5087(83)90803-710.1016/0167-5087(83)90803-7 ↗
32. Ziegler J. F. · 2008
33. White, N. R.; Sieradzki, M. High Current Ribbon Beam Ion Implanter, U.S. Patent No. 5,834,786, 1998.
34. Farrens, S. N.; Roberds, B. E., In Situ Plasma Wafer Bonding Method, U.S. Patent No. 6,908,832, 2001.
35. 10.1063/1.180848410.1063/1.1808484 ↗
36. 10.1063/1.9323510.1063/1.93235 ↗
37. 10.1063/1.11370410.1063/1.113704 ↗
38. 10.1063/1.9350210.1063/1.93502 ↗
39. Lee, K. L.; Lewis, D. A.; Viswanathan, R. G. Formation of Ultra-Shallow Semiconductor Junction Using Microwave Annealing. U.S. Grant US6051483A, 2000.
40. 10.1063/1.273738710.1063/1.2737387 ↗
41. 10.1063/1.135356110.1063/1.1353561 ↗
42. 10.1063/1.11281810.1063/1.112818 ↗