journal article·2023-06-23

Polymer Memristive Layer with Reduced Graphene Oxide and Al Electrodes for Tunable Memory Windows with Low-Power Operation and Enhanced Electrical Readout

Zhe Zhou, Keyuan Pan, Duoyi Zhu, Xinkai Qian, Qiye Wang, Shiqi Yan, Qian Xin, Xuemei Dong, Yueyue Wu, Zhengdong Liu, Juqing Liu

ACS Applied Nano Materials· Volume 6· Issue 12
Publisher page

Abstract

Tuning memory windows is vital for cross-bar memory architectures with low power and free cross-talk. Herein, we demonstrate a synergistic interface/electrode nanoengineering strategy to tune memory windows for low power operation and enhanced electrical readout in polymer devices; this approach is workable for most insulating or semiconducting polymeric mediums. Through customizing the resistivity of selectively reduced graphene oxide nanoelectrodes, an inherent sub μA current is recorded in the programming storage state. The nanocavity of the polymer interface can reduce the switching voltage due to local electric field enhancement, thus leading to tunable memory windows. By stacking a selector onto the memory, the vertical architecture features dynamic memory kinetics, enabling cross-talk-free readout by suppressing sneak leakage current paths.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Advanced Memory and Neural Computing · Conducting polymers and applications · Analytical Chemistry and Sensors

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Key Laboratory of Flexible Electronics (KLOFE) & Institute of Advanced Materials (IAM), Nanjing Tech University (Nanjing Tech), 30 South Puzhu Road, Nanjing 211816, China

Shandong Technology Center of Nanodevices and Integration, School of Microelectronics, Shandong University, Jinan 250100, China

Funding

National Natural Science Foundation of China

References (52)

Show source-provided references
1. 10.1038/s41928-020-00505-510.1038/s41928-020-00505-5 ↗
2. 10.1038/s41928-020-0404-110.1038/s41928-020-0404-1 ↗
3. 10.1038/s41467-022-32725-y10.1038/s41467-022-32725-y ↗
4. China data center electricity consumption and renewable energy. https://www.greenpeace.org.cn/china-data-center-electricity-consumption-and-renewable-energy (accessed Sept 9, 2019).
5. 10.1002/smll.20190142310.1002/smll.201901423 ↗
6. Saripalli, V.; Datta, S.; Narayanan, V.; Kulkarni, J. P. Variation-tolerant ultra low-power heterojunction tunnel FET SRAM design. 2011 IEEE/ACM International Symposium on Nanoscale Architectures; Institute of Electrical and Electronics Engineers, 2011; pp 45–52.10.1109/NANOARCH.2011.5941482 ↗
7. Florent, K.; Pesic, M.; Subirats, A.; Banerjee, K.; Lavizzari, S.; Arreghini, A.; Di Piazza, L.; Potoms, G.; Sebaai, F.; McMitchell, S. R. C.; Popovici, M.; Groeseneken, G.; Van Houdt, J. Vertical ferroelectric HfO 2 FET based on 3-D NAND architecture: Towards dense low-power memory. 2018 IEEE International Electron Devices Meeting (IEDM); Institute of Electrical and Electronics Engineers, 2018; pp 2.5.1–2.5.4.10.1109/IEDM.2018.8614710 ↗
8. 10.1039/c8cs00614h10.1039/c8cs00614h ↗
9. 10.1002/aisy.20210001710.1002/aisy.202100017 ↗
10. 10.1038/s41578-019-0159-310.1038/s41578-019-0159-3 ↗
11. 10.1002/adfm.20130352010.1002/adfm.201303520 ↗
12. 10.1038/srep0074410.1038/srep00744 ↗
13. Zhao, H.B.; Tu, H.L.; Wei, F.; Xiong, Y.H.; Yang, Z.M.; Du, J. High uniformity, low-power HfOx-based RRAM enable by a heterogeneous CeO2-Nb: SrTiO3 interface. 2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT); Institute of Electrical and Electronics Engineers, 2016; pp 1119–1121.10.1109/ICSICT.2016.7998669 ↗
14. 10.1088/2053-1583/2/4/04401310.1088/2053-1583/2/4/044013 ↗
15. 10.1063/1.365793810.1063/1.3657938 ↗
16. 10.1109/led.2007.89465210.1109/led.2007.894652 ↗
17. 10.1039/d0tc03907a10.1039/d0tc03907a ↗
18. 10.1002/aelm.20180050310.1002/aelm.201800503 ↗
19. 10.1016/j.apsusc.2022.15403410.1016/j.apsusc.2022.154034 ↗
20. 10.1016/j.apsusc.2021.14986410.1016/j.apsusc.2021.149864 ↗
21. 10.1002/smtd.20180004810.1002/smtd.201800048 ↗
22. 10.1002/adma.20170133310.1002/adma.201701333 ↗
23. 10.1002/advs.20190286410.1002/advs.201902864 ↗
24. 10.1038/natrevmats.2018.910.1038/natrevmats.2018.9 ↗
25. 10.1002/smll.20150224310.1002/smll.201502243 ↗
26. 10.1002/adma.20080379810.1002/adma.200803798 ↗
27. 10.1002/aelm.20170066510.1002/aelm.201700665 ↗
28. 10.1002/adma.20180484110.1002/adma.201804841 ↗
29. 10.1038/ncomms370710.1038/ncomms3707 ↗
30. 10.1038/s41467-019-11187-910.1038/s41467-019-11187-9 ↗
31. 10.1038/ncomms362910.1038/ncomms3629 ↗
32. 10.1002/aelm.20160023310.1002/aelm.201600233 ↗
33. 10.1021/acs.nanolett.7b0337310.1021/acs.nanolett.7b03373 ↗
34. 10.1038/ncomms278410.1038/ncomms2784 ↗
35. 10.1002/adfm.20150082510.1002/adfm.201500825 ↗
36. 10.1088/0957-4484/22/28/28950210.1088/0957-4484/22/28/289502 ↗
37. 10.1002/adfm.20110121010.1002/adfm.201101210 ↗
38. 10.1021/am201518v10.1021/am201518v ↗
39. 10.1039/c2cc34257j10.1039/c2cc34257j ↗
40. 10.1039/c2jm33852a10.1039/c2jm33852a ↗
41. 10.1109/led.2012.223104710.1109/led.2012.2231047 ↗
42. 10.1039/c3tc30826j10.1039/c3tc30826j ↗
43. 10.1016/j.orgel.2013.11.01310.1016/j.orgel.2013.11.013 ↗
44. 10.1039/c4cc04696j10.1039/c4cc04696j ↗
45. 10.1021/acsnano.5b0219910.1021/acsnano.5b02199 ↗
46. 10.1039/c5tc03042k10.1039/c5tc03042k ↗
47. 10.1088/0957-4484/27/27/27520610.1088/0957-4484/27/27/275206 ↗
48. Varun, I.; Bharti, D.; Mahato, A. K.; Raghuwanshi, V.; Tiwari, S. P. Effect of Annealing on Resistive Switching Behavior of PMMA Based RRAM. 2018 4th IEEE International Conference on Emerging Electronics (ICEE); Institute of Electrical and Electronics Engineers, 2018; pp 1–4.10.1109/ICEE44586.2018.8937901 ↗
49. 10.1002/adma.20190226410.1002/adma.201902264 ↗
50. 10.1021/acs.nanolett.8b0402310.1021/acs.nanolett.8b04023 ↗
51. 10.1002/pssr.20200005010.1002/pssr.202000050 ↗
52. 10.1002/aisy.20190005210.1002/aisy.201900052 ↗