Graphene/MoS2/SiOx memristive synapses for linear weight update
Source abstract
Abstract
Abstract Memristors for neuromorphic computing have gained prominence over the years for implementing synapses and neurons due to their nano-scale footprint and reduced complexity. Several demonstrations show two-dimensional (2D) materials as a promising platform for the realization of transparent, flexible, ultra-thin memristive synapses. However, unsupervised learning in a spiking neural network (SNN) facilitated by linearity and symmetry in synaptic weight update has not been explored thoroughly using the 2D materials platform. Here, we demonstrate that graphene/MoS2/SiOx/Ni synapses exhibit ideal linearity and symmetry when subjected to identical input pulses, which is essential for their role in online training of neural networks. The linearity in weight update holds for a range of pulse width, amplitude and number of applied pulses. Our work illustrates that the mechanism of switching in MoS2-based synapses is through conductive filaments governed by Poole-Frenkel emission. We demonstrate that the graphene/MoS2/SiOx/Ni synapses, when integrated with a MoS2-based leaky integrate-and-fire neuron, can control the spiking of the neuron efficiently. This work establishes 2D MoS2 as a viable platform for all-memristive SNNs.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Advanced Memory and Neural Computing · Photoreceptor and optogenetics research · Neuroscience and Neural Engineering
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (40)
Show source-provided references
1. Mead, C. Neuromorphic electronic systems. IEEE 78, 1629–1636 (1990).10.1109/5.58356 ↗
2. Merolla, P. et al. In Custom Integrated Circuits Conference (CICC), 2011 IEEE. 1–4 (IEEE).
3. Dev, D. et al. 2D MoS2 based threshold switching memristor for artificial neuron. IEEE Electron Device Lett. 41, 936–939 (2020).10.1109/LED.2020.2988247 ↗
4. Kalita, H. et al. Artificial neuron using vertical MoS2/graphene threshold switching memristors. Sci. Rep. 9, 1–8 (2019).10.1038/s41598-018-35828-z ↗
5. Krishnaprasad, A. et al. Electronic synapses with near-linear weight update using MoS2/graphene memristors. Appl. Phys. Lett. 115, 103104 (2019).10.1063/1.5108899 ↗
6. Krishnaprasad, A. et al. MoS2 synapses with ultra-low variability and their implementation in boolean logic. ACS Nano 16, 2866–2876 (2022).10.1021/acsnano.1c09904 ↗
7. Prakash, A. et al. Demonstration of low power 3-bit multilevel cell characteristics in a TaOx-based RRAM by stack engineering. IEEE Electron Device Lett. 36, 32–34 (2015).10.1109/LED.2014.2375200 ↗
8. Suri, M. et al. In Electron Devices Meeting (IEDM), 2011 IEEE International. 4.4. 1–4.4. 4 (IEEE).
9. Wong, H.-S. P. et al. Metal–oxide RRAM. IEEE 100, 1951–1970 (2012).10.1109/JPROC.2012.2190369 ↗
10. Yu, S. et al. A low energy oxide‐based electronic synaptic device for neuromorphic visual systems with tolerance to device variation. Adv. Mater. 25, 1774–1779 (2013).10.1002/adma.201203680 ↗
11. Yu, S., Wu, Y., Jeyasingh, R., Kuzum, D. & Wong, H.-S. P. An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation. IEEE Trans. Electron Devices 58, 2729–2737 (2011).10.1109/TED.2011.2147791 ↗
12. Zhang, L. et al. Unipolar-based resistive change memory realized with electrode engineering. IEEE Electron Device Lett. 31, 966–968 (2010).10.1109/LED.2010.2052091 ↗
13. Zhang, Y., Li, Y., Wang, X. & Friedman, E. G. Synaptic characteristics of Ag/AgInSbTe/Ta-based memristor for pattern recognition applications. IEEE Trans. Electron Devices 64, 1806–1811, https://doi.org/10.1109/TED.2017.2671433 (2017).10.1109/TED.2017.2671433 ↗
14. Li, C. et al. Efficient and self-adaptive in-situ learning in multilayer memristor neural networks. Nat. Commun. 9, 1–8 (2018).10.1038/s41467-017-02088-w ↗
15. Batool, S., Idrees, M., Zhang, S.-R., Han, S.-T. & Zhou, Y. Novel charm of 2D materials engineering in memristor: when electronics encounter layered morphology. Nanoscale Horiz. 7, 480–507 (2022).10.1039/D2NH00031H ↗
16. Lee, S., Sohn, J., Jiang, Z., Chen, H.-Y. & Wong, H.-S. P. Metal oxide-resistive memory using graphene-edge electrodes. Nat. Commun. 6, 1–7 (2015).10.1038/ncomms9407 ↗
17. Chakrabarti, B., Roy, T. & Vogel, E. M. Nonlinear switching with ultralow reset power in graphene-insulator-graphene forming-free resistive memories. IEEE Electron Device Lett. 35, 750–752 (2014).10.1109/LED.2014.2321328 ↗
18. Bai, Y. et al. Stacked 3D RRAM array with graphene/CNT as edge electrodes. Sci. Rep. 5, 1–9 (2015).10.1038/srep13785 ↗
19. Tian, H. et al. Monitoring oxygen movement by Raman spectroscopy of resistive random access memory with a graphene-inserted electrode. Nano Lett. 13, 651–657 (2013).10.1021/nl304246d ↗
20. Tian, H. et al. A novel artificial synapse with dual modes using bilayer graphene as the bottom electrode. Nanoscale 9, 9275–9283 (2017).10.1039/C7NR03106H ↗
21. Cheng, P., Sun, K. & Hu, Y. H. Memristive behavior and ideal memristor of 1T phase MoS2 nanosheets. Nano Lett. 16, 572–576 (2016).10.1021/acs.nanolett.5b04260 ↗
22. Shin, G. H. et al. Multilevel resistive switching nonvolatile memory based on MoS2 nanosheet-embedded graphene oxide. 2D Mater. 3, 034002 (2016).10.1088/2053-1583/3/3/034002 ↗
23. Zhao, X. et al. Reversible alternation between bipolar and unipolar resistive switching in Ag/MoS 2/Au structure for multilevel flexible memory. J. Mater. Chem. C. 6, 7195–7200 (2018).10.1039/C8TC01844H ↗
24. Choudhary, S., Soni, M. & Sharma, S. K. Low voltage & controlled switching of MoS2-GO resistive layers based ReRAM for non-volatile memory applications. Semiconductor Sci. Technol. 34, 085009 (2019).10.1088/1361-6641/ab2c09 ↗
25. Zhao, H. et al. Atomically thin femtojoule memristive device. Adv. Mater. 29, 1703232 (2017).10.1002/adma.201703232 ↗
26. Kumar, M., Ban, D. K., Kim, S. M., Kim, J. & Wong, C. P. Vertically aligned WS2 layers for high‐performing memristors and artificial synapses. Adv. Electron. Mater. 5, 1900467 (2019).10.1002/aelm.201900467 ↗
27. Yan, X. et al. Vacancy‐induced synaptic behavior in 2D WS2 nanosheet–based memristor for low‐power neuromorphic computing. Small 15, 1901423 (2019).10.1002/smll.201901423 ↗
28. Huh, W. et al. Synaptic barristor based on phase‐engineered 2D heterostructures. Adv. Mater. 30, 1801447 (2018).10.1002/adma.201801447 ↗
29. Ge, R. et al. Atomristor: non-volatile resistance switching in atomic sheets of transition metal dichalcogenides. Nano Lett. 18, 434–441 (2017).10.1021/acs.nanolett.7b04342 ↗
30. Chen, S. et al. Wafer-scale integration of two-dimensional materials in high-density memristive crossbar arrays for artificial neural networks. Nat. Electron. 3, 638–645 (2020).10.1038/s41928-020-00473-w ↗
31. Shi, Y. et al. Electronic synapses made of layered two-dimensional materials. Nat. Electron. 1, 458 (2018).10.1038/s41928-018-0118-9 ↗
32. Yuan, B. et al. 150 nm × 200 nm Cross‐Point Hexagonal Boron Nitride‐Based Memristors. Adv. Electronic Mater 6, 1900115 (2020).10.1002/aelm.201900115 ↗
33. Xu, R. et al. Vertical MoS2 double-layer memristor with electrochemical metallization as an atomic-scale synapse with switching thresholds approaching 100 mV. Nano Lett. 19, 2411–2417 (2019).10.1021/acs.nanolett.8b05140 ↗
34. Chen, P.-Y. et al. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. 194–199 (IEEE Press).
35. Yao, J. et al. Highly transparent nonvolatile resistive memory devices from silicon oxide and graphene. Nat. Commun. 3, 1–8 (2012).10.1038/ncomms2110 ↗
36. Chen, P.-Y., Peng, X. & Yu, S. NeuroSim: a circuit-level macro model for benchmarking neuro-inspired architectures in online learning. IEEE Trans. Computer-Aided Des. Integr. Circuits Syst. 37, 3067–3080 (2018).10.1109/TCAD.2018.2789723 ↗
37. Jerry, M. et al. In 2017 IEEE International Electron Devices Meeting (IEDM). 6.2. 1–6.2. 4 (IEEE).
38. Woo, J. et al. Improved synaptic behavior under identical pulses using AlO x/HfO 2 bilayer RRAM array for neuromorphic systems. IEEE Electron Device Lett. 37, 994–997 (2016).10.1109/LED.2016.2582859 ↗
39. Gao, L. et al. Fully parallel write/read in resistive synaptic array for accelerating on-chip learning. Nanotechnology 26, 455204 (2015).10.1088/0957-4484/26/45/455204 ↗
40. Walczyk, C. et al. Pulse-induced low-power resistive switching in Hf O 2 metal-insulator-metal diodes for nonvolatile memory applications. J. Appl. Phys. 105, 114103 (2009).10.1063/1.3139282 ↗