A self-rectifying TaOy/nanoporous TaOx memristor synaptic array for learning and energy-efficient neuromorphic systems
Source abstract
Abstract
The human brain intrinsically operates with a large number of synapses, more than 1015. Therefore, one of the most critical requirements for constructing artificial neural networks (ANNs) is to achieve extremely dense synaptic array devices, for which the crossbar architecture containing an artificial synaptic node at each cross is indispensable. However, crossbar arrays suffer from the undesired leakage of signals through neighboring cells, which is a major challenge for implementing ANNs. In this work, we show that this challenge can be overcome by using Pt/TaOy/nanoporous (NP) TaOx/Ta memristor synapses because of their self-rectifying behavior, which is capable of suppressing unwanted leakage pathways. Moreover, our synaptic device exhibits high non-linearity (up to 104), low synapse coupling (S.C, up to 4.00 × 10−5), acceptable endurance (5000 cycles at 85 °C), sweeping (1000 sweeps), retention stability and acceptable cell uniformity. We also demonstrated essential synaptic functions, such as long-term potentiation (LTP), long-term depression (LTD), and spiking-timing-dependent plasticity (STDP), and simulated the recognition accuracy depending on the S.C for MNIST handwritten digit images. Based on the average S.C (1.60 × 10−4) in the fabricated crossbar array, we confirmed that our memristive synapse was able to achieve an 89.08% recognition accuracy after only 15 training epochs. A high-density array of memristors that can behave in a similar way to the human brain has been developed by scientists in South Korea. The brain processes information very differently and much more efficiently than a computer, and researchers are keen to engineer a system that can emulate a brain network. One possible building block for these artificial brains is the memristor-based synapse. The challenge is to create dense networks of memristors that can work a neural network capable of suppressing an undesired neural signal. Gunuk Wang from Korea University in Seoul and co-workers have shown that using memristor based on nanoporous tantalum oxide bilayer can suppress effectively the undesired neural signals between the artificial synapses, thus enabling the team to create the artificial neural network with high-accuracy and energy-efficient learning capability. A two-terminal self-rectfying TaOy/Nanoporous TaOx memristor synapse was fabricated based on anodization process. The device exhibits high non-linearity, low synapse-coupling (S.C), acceptable endurance, sweeping and retention stability, as well as essential synaptic functions such as long-term plasticity and spiking-timing-dependent-plasticity. Furthermore, crossbar array consisting of the only designed device without any selector shows relatively well-defined switching parameters with acceptable cell uniformity and capability of suppressing undesired pathways. The effect of S.C on recognition accuracy of MNIST patterns was also simulated for the first time. Based on experimental average S.C value, the device exhibited the high accuracy comparable to S.C = 0
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Advanced Memory and Neural Computing · Neuroscience and Neural Engineering · Photoreceptor and optogenetics research
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (50)
Show source-provided references
1. International Technology Roadmap for Semiconductors 2.0 (ITRS) 2015 Edition. Beyond CMOS (2015). http://www.itrs2.net/ . Accessed 16 July 2018.
2. Von Neumann, J. The principles of large-scale computing machines. IEEE Ann. Hist. Comput. 10, 243–256 (1988).10.1109/MAHC.1988.10045 ↗
3. Yu, S. in Neuro-inspired Computing Using Resistive Synaptic Devices (ed. Yu, S.) 1, 1–15 (Springer, Gewerbestrasse, Cham, Switzerland, 2017).10.1007/978-3-319-54313-0_1 ↗
4. Frank, D. J. et al. Device scaling limits of Si MOSFETs and their application dependencies. Proc. IEEE 89, 259–288 (2001).10.1109/5.915374 ↗
5. Backus, J. in ACM Turing Award Lectures (ed. Ashenhurst, R. L.) 614–641 (ACM, Pennsylvania Plaza, New York, 1978).
6. Garimella, S. V. et al. Thermal challenges in next-generation electronic systems. IEEE Trans. Compon. Packag. Technol. 31, 801–815 (2008).10.1109/TCAPT.2008.2001197 ↗
7. Hoeneisen, B. & Mead, C. A. Fundamental limitations in microelectronics—I. MOS technology. Solid State Electron. 15, 819–829 (1972).10.1016/0038-1101(72)90103-7 ↗
8. Kuzum, D., Yu, S. & Wong, H. P. Synaptic electronics: materials, devices and applications. Nanotechnology 24, 382001 (2013).10.1088/0957-4484/24/38/382001 ↗
9. Mead, C. Neuromorphic electronic systems. Proc. IEEE 78, 1629–1636 (1990).10.1109/5.58356 ↗
10. Jo, S. H. et al. Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10, 1297–1301 (2010).10.1021/nl904092h ↗
11. Wang, Z. et al. Memristors with diffusive dynamics as synaptic emulators for neuromorphic computing. Nat. Mater. 16, 101 (2017).10.1038/nmat4756 ↗
12. Ohno, T. et al. Short-term plasticity and long-term potentiation mimicked in single inorganic synapses. Nat. Mater. 10, 591 (2011).10.1038/nmat3054 ↗
13. Wang, Z. et al. Engineering incremental resistive switching in TaOx based memristors for brain-inspired computing. Nanoscale 8, 14015–14022 (2016).10.1039/C6NR00476H ↗
14. Yoon, C. et al. Synaptic plasticity selectively activated by polarization-dependent energy-efficient ion migration in an ultrathin ferroelectric tunnel junction. Nano Lett. 17, 1949–1955 (2017).10.1021/acs.nanolett.6b05308 ↗
15. Kuzum, D., Jeyasingh, R. G., Lee, B. & Wong, H.-S. P. Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing. Nano Lett. 12, 2179–2186 (2011).10.1021/nl201040y ↗
16. Suri, M. et al. Physical aspects of low power synapses based on phase change memory devices. J. Appl. Phys. 112, 054904 (2012).10.1063/1.4749411 ↗
17. Kim, S. et al. Pattern recognition using carbon nanotube synaptic transistors with an adjustable weight update protocol. ACS Nano 11, 2814–2822 (2017).10.1021/acsnano.6b07894 ↗
18. Ziegler, M. & Kohlstedt, H. Mimic synaptic behavior with a single floating gate transistor: A MemFlash synapse. J. Appl. Phys. 114, 194506 (2013).10.1063/1.4832334 ↗
19. Prezioso, M. et al. B. Training and operation of an integrated neuromorphic network based on metal-oxide memristors. Nature 521, 61 (2015).10.1038/nature14441 ↗
20. Zidan, M. A., Strachan, J. P. & Lu, W. D. The future of electronics based on memristive systems. Nat. Electron. 1, 22 (2018).10.1038/s41928-017-0006-8 ↗
21. Lee, M.-J. et al. A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O5−x/TaO2−x bilayer structures. Nat. Mater. 10, 625 (2011).10.1038/nmat3070 ↗
22. Zhou, J. et al. Very low-programming-current RRAM with self-rectifying characteristics. IEEE Electron Device Lett. 37, 404–407 (2016).10.1109/LED.2016.2530942 ↗
23. Li, Y. T., et al. A low-cost memristor based on titanium oxide. Presented at the 2010 10th IEEE International Conference on Solid-state and Integrated Circuit Technology. 1–4 (IEEE, Shanghai, China, 2010).10.1109/ICSICT.2010.5667581 ↗
24. Strukov, D. B., Snider, G. S., Stewart, D. R. & Williams, R. S. The missing memristor found. Nature 453, 80 (2008).10.1038/nature06932 ↗
25. Choi, J.-H. et al. Interregional synaptic maps among engram cells underlie memory formation. Science 360, 430–435 (2018).10.1126/science.aas9204 ↗
26. Whitlock, J. R., Heynen, A. J., Shuler, M. G. & Bear, M. F. Learning induces long-term potentiation in the hippocampus. Science 313, 1093–1097 (2006).10.1126/science.1128134 ↗
27. Krogh, A. What are artificial neural networks? Nat. Biotechnol. 26, 195 (2008).10.1038/nbt1386 ↗
28. Micheva, K. D. in Corsini Encyclopedia of Psychology (ed. Weiner, I. B. & Craighead, W. E.) 609 (John Wiley & Sons, Hoboken, NJ, 2010).
29. Liang, J. & Wong, H.-S. P. Cross-point memory array without cell selectors—device characteristics and data storage pattern dependencies. IEEE Trans. Electron Devices 57, 2531–2538 (2010).10.1109/TED.2010.2062187 ↗
30. Wang, G. et al. High‐performance and low‐power rewritable SiOx 1 kbit one diode–one resistor crossbar memory array. Adv. Mater. 25, 4789–4793 (2013).10.1002/adma.201302047 ↗
31. Gi, S., Yeo, I., Chu, M., Kim, S. & Lee, B. Fundamental issues of implementing hardware neural networks using memristor. Presented at the 2015 International SoC Design Conference 2–5 (IEEE, Gyeongju, 2015).10.1109/ISOCC.2015.7401790 ↗
32. Huang, J. J., Tseng, Y. M., Luo, W. C., Hsu, C. W. & Hou, T. H. One selector-one resistor (1S1R) crossbar array for high-density flexible memory applications. Presented at the 2011 IEEE International Electron Devices Meeting 5–7 (IEEE, Washington, DC, 2011).10.1109/IEDM.2011.6131653 ↗
33. Linn, E., Rosezin, R., Kügeler, C. & Waser, R. Complementary resistive switches for passive nanocrossbar memories. Nat. Mater. 9, 403 (2010).10.1038/nmat2748 ↗
34. Yoon, J. H. et al. Highly uniform, electroforming‐free, and self‐rectifying resistive memory in the Pt/Ta2O5/HfO2-x/TiN structure. Adv. Funct. Mater. 24, 5086–5095 (2014).10.1002/adfm.201400064 ↗
35. El-Sayed, H. & Birss, V. Controlled growth and monitoring of tantalum oxide nanostructures. Nanoscale 2, 793 (2010).10.1039/c0nr00011f ↗
36. El-Sayed, H., Singh, S. & Krusez, S. Formation of dimpled tantalum surfaces from electropolishing. J. Electrochem Soc. 154, 728 (2007).10.1149/1.2790792 ↗
37. Roy, P., Berger, S. & Schmuki, P. TiO2 Nanotubes: synthesis and applications. Angew. Chem. Int. Ed. 50, 2904 (2011).10.1002/anie.201001374 ↗
38. Huo, K., Gao, B., Fu, J., Zhao, L. & Chu, P. K. Fabrication, modification, and biomedical applications of anodized TiO2 nanotube arrays. RSC Adv. 4, 17300 (2014).10.1039/C4RA01458H ↗
39. Wang, G. et al. Three-dimensional networked nanoporous Ta2O5–x memory system for ultrahigh density storage. Nano Lett. 15, 6009–6014 (2015).10.1021/acs.nanolett.5b02190 ↗
40. Kwon, S. et al. Structurally engineered nanoporous Ta2O5–x selector-less memristor for high uniformity and low power consumption. ACS Appl. Mater. Interfaces 9, 34015–34023 (2017).10.1021/acsami.7b06918 ↗
41. Cho, B. et al. Rewritable switching of one diode–one resistor nonvolatile organic memory devices. Adv. Mater. 22, 1228–1232 (2010).10.1002/adma.200903203 ↗
42. Bi, G.-q & Poo, M.-m Synaptic modifications in cultured hippocampal neurons: dependence on spike timing, synaptic strength, and postsynaptic cell type. J. Neurosci. 18, 10464–10472 (1998).10.1523/JNEUROSCI.18-24-10464.1998 ↗
43. Abbott, L. F. & Nelson, S. B. Synaptic plasticity: taming the beast. Nat. Neurosci. 3, 1178 (2000).10.1038/81453 ↗
44. Schuman, C. D., et al. A survey of neuromorphic computing and neural networks in hardware. https://arxiv.org/abs/1705.06963 . 2017. Accessed 16 July 2018.
45. Jain, A. K., Mao, J. & Mohiuddin, K. M. Artificial neural networks: a tutorial. Computer 29, 31–44 (1996).10.1109/2.485891 ↗
46. Rumelhart, D. E., Hinton, G. E., & Williams, R. J. in Parallel Distributed Processing (ed. Rumelhart, D. E., McClelland, J. L.) 8, 318–363 (MIT Press, Cambridge, MA, 1985).
47. Kotsiantis, S. B. In Emerging Artificial Intelligence Applications in Computer Engineering (ed. Maglogiannis, I., Karpouzis, K., Wallace, M. & Soldatos, J.) Part I, 3–24, (IOS Press, Amsterdam, Netherlands, 2007).
48. Zamanidoost, E., Bayat, F. M., Strukov, D. & Kataeva, I. Manhattan rule training for memristive crossbar circuit pattern classifiers. Presented at the 2015 IEEE 9th International Symposium on Intelligent Signal Processing 15–17 (IEEE, Siena, 2015).10.1109/WISP.2015.7139171 ↗
49. Alibart, F., Gao, L., Hoskins, B. D. & Strukov, D. B. High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm. Nanotechnology 23, 075201 (2012).10.1088/0957-4484/23/7/075201 ↗
50. Khodabandehloo, G., Mirhassani, M. & Ahmadi, M. Analog implementation of a novel resistive-type sigmoidal neuron. IEEE Trans. VLSI Syst. 20, 750–754 (2012).10.1109/TVLSI.2011.2109404 ↗