Complementary resistive switches for passive nanocrossbar memories
Source abstract
Abstract
On the road towards higher memory density and computer performance, a significant improvement in energy efficiency constitutes the dominant goal in future information technology. Passive crossbar arrays of memristive elements were suggested a decade ago as non-volatile random access memories (RAM) and can also be used for reconfigurable logic circuits. As such they represent an interesting alternative to the conventional von Neumann based computer chip architectures. Crossbar architectures hold the promise of a significant reduction in energy consumption because of their ultimate scaling potential and because they allow for a local fusion of logic and memory, thus avoiding energy consumption by data transfer on the chip. However, the expected paradigm change has not yet taken place because the general problem of selecting a designated cell within a passive crossbar array without interference from sneak-path currents through neighbouring cells has not yet been solved satisfactorily. Here we introduce a complementary resistive switch. It consists of two antiserial memristive elements and allows for the construction of large passive crossbar arrays by solving the sneak path problem in combination with a drastic reduction of the power consumption.
Source: europepmc · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Advanced Memory and Neural Computing · Neuroscience and Neural Engineering · Ferroelectric and Negative Capacitance Devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (30)
Show source-provided references
1. Heath, J. R., Kuekes, P. J., Snider, G. S. & Williams, R. S. A defect-tolerant computer architecture: Opportunities for nanotechnology. Science 280, 1716–1721 (1998).10.1126/science.280.5370.1716 ↗
2. Kuekes, P. J., Stewart, D. R. & Williams, R. S. The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits. J. Appl. Phys. 97, 34301-1-5 (2005).10.1063/1.1823026 ↗
3. Strukov, D. B. & Likharev, K. K. Defect-tolerant architectures for nanoelectronic crossbar memories. J. Nanosci. Nanotech. 7, 151–167 (2007).10.1166/jnn.2007.18012 ↗
4. Ziegler, M. M. & Stan, M. R. CMOS/nano co-design for crossbar-based molecular electronic systems. IEEE Trans. Nanotech. 2, 217–230 (2003).10.1109/TNANO.2003.820804 ↗
5. Stan, M. R., Franzon, P. D., Goldstein, S. C., Lach, J. C. & Ziegler, M. M. Molecular electronics: From devices and interconnect to circuits and architecture. Proc. IEEE 91, 1940–1957 (2003).10.1109/JPROC.2003.818327 ↗
6. Green, J. E. et al. A 160-kilobit molecular electronic memory patterned at 1011 bits per square centimetre. Nature 445, 14–17 (2007).10.1038/nature05462 ↗
7. Cavin, R. K. & Zhirnov, V. V. in ESSCIRC 2005: Proc. of the 31st European Solid-State Circuits Conference 7–12 (IEEE, 2005).10.1109/ESSCIR.2005.1541550 ↗
8. Cavin, R. K., Zhirnov, V. V., Herr, D. J. C., Avila, A. & Hutchby, J. Research directions and challenges in nanoelectronics. J. Nanopart. Res. 8, 841–858 (2006).10.1007/s11051-006-9123-4 ↗
9. Kozicki, M. N., Park, M. & Mitkova, M. Nanoscale memory elements based on solid-state electrolytes. IEEE Trans. Nanotech. 4, 331–338 (2005).10.1109/TNANO.2005.846936 ↗
10. Waser, R. & Aono, M. Nanoionics-based resistive switching memories. Nature Mater. 6, 833–840 (2007).10.1038/nmat2023 ↗
11. Lu, W. & Lieber, C. M. Nanoelectronics from the bottom up. Nature Mater. 6, 841–850 (2007).10.1038/nmat2028 ↗
12. Sawa, A. Resistive switching in transition metal oxides. Mater. Today 11, 28–36 (2008).10.1016/S1369-7021(08)70119-6 ↗
13. Strukov, D. B., Snider, G. S., Stewart, D. R. & Stanley Williams, R. The missing memristor found. Nature 453, 80–83 (2008).10.1038/nature06932 ↗
14. Terabe, K., Hasegawa, T., Nakayama, T. & Aono, M. Quantized conductance atomic switch. Nature 433, 47–50 (2005).10.1038/nature03190 ↗
15. ITRS, The International Technology Roadmap for Semiconductors—ITRS 2007 Edition. (ITRS, 2007).
16. Kuegeler, C., Meier, M., Rosezin, R., Gilles, S. & Waser, R. High density 3D memory architecture based on the resistive switching effect. Solid State Electron. 53, 1287–1292 (2009).10.1016/j.sse.2009.09.034 ↗
17. Rosezin, R., Meier, M., Trellenkamp, S., Kuegeler, C. & Waser, R. Observation of unipolar resistance switching in silver doped methyl-silsesquioxane. Microelectron. Eng. 87, 1531–1533 (2010).10.1016/j.mee.2009.11.034 ↗
18. Flocke, A. & Noll, T. G. in ESSCIRC 2007: Proc. of the 33rd European Solid-State Circuits Conference 328–331 (IEEE, 2007).10.1109/ESSCIRC.2007.4430310 ↗
19. Leslie, M. B. & Baker, R. J. Noise-shaping sense amplifier for MRAM cross-point arrays. IEEE J. Solid-State Circuits 41, 699–704 (2006).10.1109/JSSC.2005.864103 ↗
20. Katsia, E. et al. Poly(3-hexylthiophene)/ZnO hybrid pn junctions for microelectronics applications. Appl. Phys. Lett. 94, 143501 (2009).10.1063/1.3114442 ↗
21. Moller, S., Perlov, C., Jackson, W., Taussig, C. & Forrest, S. R. A polymer/semiconductor write-once read-many-times memory. Nature 426, 166–169 (2003).10.1038/nature02070 ↗
22. Kang, B. S. et al. High-current-density CuOx/InZnOx thin-film diodes for cross-point memory applications. Adv. Mater. 20, 3066–3069 (2008).10.1002/adma.200702932 ↗
23. Nauenheim, C. et al. in Proc. 8th IEEE Conf. on Nanotechnology 464–467 (IEEE, 2008).
24. Yang, J. J., Borghetti, J., Murphy, D., Stewart, D. R. & Williams, R. S. A family of electronically reconfigurable nanodevices. Adv. Mater. 21, 3754–3758 (2009).10.1002/adma.200900822 ↗
25. Loertscher, E., Ciszek, J. W., Tour, J. & Riel, H. Reversible and controllable switching of a single-molecule junction. Small 2, 973–977 (2006).10.1002/smll.200600101 ↗
26. Csaba, G. & Lugli, P. Read-out design rules for molecular crossbar architectures. IEEE Trans. Nanotech. 8, 369–374 (2009).10.1109/TNANO.2008.2010343 ↗
27. Soni, R. et al. Integration of ‘GexSe1−x’ in crossbar arrays for non-volatile memory applications. Microelectron. Eng. 86, 1054–1056 (2009).10.1016/j.mee.2009.01.010 ↗
28. Hirano, H. et al. 2-V/100-ns 1T/1C nonvolatile ferroelectric memory architecture with bitline-driven read scheme and nonrelaxation reference cell. IEEE J. Solid-State Circuits 32, 649–654 (1997).10.1109/4.568826 ↗
29. Mustafa, J. & Waser, R. A novel reference scheme for reading passive resistive crossbar memories. IEEE Trans. Nanotech. 5, 687–691 (2006).10.1109/TNANO.2006.885016 ↗
30. Liaw, C. Integrated semiconductor memory with an arrangement of nonvolatile memory cells, and method. US Patent 7,27,7312 (2007).