journal article·2023-02-28

Electrical Properties of HfO2 on Si1–xGex Substrates Pretreated Using a Y Precursor with and without Subsequent Oxidant Pulsing

Woohui Lee, Jehoon Lee, Deokjoon Eom, Joohee Oh, Changyu Park, Jinyong Kim, Hyungchul Shin, Hyoungsub Kim

Publisher page

Abstract

We introduced Y–O bonds in the interfacial layer between HfO 2 and Si 1– x Ge x ( x = 0, 0.15, and 0.3) using two different pretreatment methods to minimize the number of interfacial defects. The pretreatments involved the application of cyclic pulses of Y(CpBut) 3 and N 2, which proceeded with or without the injection of an oxidizing agent (H 2 O) at 250 °C, which was the temperature used for the subsequent in situ atomic layer deposition of HfO 2 . Both Y pretreatments were beneficial in reducing the leakage current and positive flatband voltage shift, which were induced by an increase in the Ge concentration of the substrate. In addition, the interface state density was significantly reduced by the pretreatments, and this effect was more pronounced when the oxidizing agent injection step was skipped. However, both pretreatments increased the capacitance-equivalent oxide thickness, thereby having an adverse effect, possibly owing to a change in the composition of the interfacial layer.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Semiconductor materials and devices · Advancements in Semiconductor Devices and Circuit Design · Integrated Circuits and Semiconductor Failure Analysis

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

School of Advanced Materials Science & Engineering, Sungkyunkwan University, Suwon 16419, Republic of Korea

Funding

Korea Semiconductor Research Consortium · National Research Foundation of Korea · Korea Evaluation Institute of Industrial Technology

References (26)

Show source-provided references
1. 10.1149/1.348753010.1149/1.3487530 ↗
2. Agrawal, A.; Chouskey, S.; Rachmady, W.; Vishwanath, S.; Ghose, S.; Mehta, M.; Torres, J.; Oni, A. A.; Weng, X.; Li, H.; Merrill, D.; Metz, M.; Murthy, A.; Kavalieros, J. In Gate-All-Around Strained Si0.4Ge0.6 Nanosheet PMOS on Strain Relaxed Buffer for High Performance Low Power Logic Application, 2020 IEEE International Electron Devices Meeting (IEDM); IEEE, 2020; pp 2.2.1–2.2.4.10.1109/IEDM13553.2020.9371933 ↗
3. Mochizuki, S.; Bhuiyan, M.; Zhou, J.; Zhang, J.; Stuckert, E.; Li, J.; Zhao, K.; Wang, M.; Basker, V.; Loubet, N.; Guo, D.; Haran, B.; Bu, H. In Stacked Gate-All-Around Nanosheet pFET with Highly Compressive Strained Si1-xGex Channel, 2020 IEEE International Electron Devices Meeting (IEDM); IEEE, 2020; pp 2.3.1–2.3.4.10.1109/IEDM13553.2020.9372041 ↗
4. 10.1016/j.surfrep.2013.01.00210.1016/j.surfrep.2013.01.002 ↗
5. 10.1016/j.jmst.2017.04.02110.1016/j.jmst.2017.04.021 ↗
6. 10.1016/j.mssp.2004.09.04110.1016/j.mssp.2004.09.041 ↗
7. 10.1063/1.200175710.1063/1.2001757 ↗
8. 10.1039/D0TC04760K10.1039/D0TC04760K ↗
9. 10.1016/S0040-6090(00)00881-610.1016/S0040-6090(00)00881-6 ↗
10. 10.1063/1.347599010.1063/1.3475990 ↗
11. 10.1063/1.486803210.1063/1.4868032 ↗
12. 10.1063/1.486809110.1063/1.4868091 ↗
13. 10.1149/06408.0069ecst10.1149/06408.0069ecst ↗
14. 10.1016/j.mee.2017.04.02110.1016/j.mee.2017.04.021 ↗
15. 10.1109/TED.2017.271018210.1109/TED.2017.2710182 ↗
16. 10.1063/1.490353310.1063/1.4903533 ↗
17. 10.1109/TED.2020.301456310.1109/TED.2020.3014563 ↗
18. 10.1088/0034-4885/69/2/R0210.1088/0034-4885/69/2/R02 ↗
19. 10.1016/0169-4332(95)00079-810.1016/0169-4332(95)00079-8 ↗
20. 10.1021/cm050624+10.1021/cm050624+ ↗
21. 10.1063/1.176641210.1063/1.1766412 ↗
22. 10.1143/JJAP.37.131610.1143/JJAP.37.1316 ↗
23. 10.1063/1.37092710.1063/1.370927 ↗
24. 10.1021/cm040145v10.1021/cm040145v ↗
25. Nicollian, E. H.; Brews, J. R. MOS (Metal Oxide Semiconductor) Physics and Technology; Wiley: New York, 1982; pp 176–234.
26. 10.1109/LED.2008.201175410.1109/LED.2008.2011754 ↗