e-Information on Wires: A First Step toward Two-Terminal Silicon Nanowires for Electronic Memory Devices
Source abstract
Abstract
Presently, there is a rapid growth of interest in the area of flexible electronics. Benefits such as light weight, durability, and low cost are among the most appealing aspects. However, the high temperatures throughout the fabrication processes are still the main hurdle. In this study, the deposition of silicon nanowires (SiNWs) at low temperature (300 °C) using tin (Sn) catalyst is studied. Silicon nanostructures have been the center of research for many years for a number of applications in different areas. Chemical vapor deposition (CVD) and other industrial deposition techniques for the growth of crystalline silicon micro- and nanostructures use high temperatures and therefore are not compatible with temperature-sensitive substrates. This work utilizes a low-temperature deposition method for the growth of SiNWs and creates a leeway to use flexible plastic sheets as substrates. The silicon nanowires were deposited by exploiting the vapor–liquid–solid (VLS) material growth mechanism using the plasma-enhanced chemical vapor deposition (PECVD) technique. The suitability of these structures, as an information storage material, for future flash and two-terminal nonvolatile memory devices is investigated. Strong charge storage behavior with a retention time up to 5 h was observed, showing great potential for the future memory candidate.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Nanowire Synthesis and Applications · Semiconductor materials and devices · ZnO doping and properties
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Emerging Technologies Research Centre, De Montfort University, The Gateway, Leicester LE1 9BH, U.K.
References (29)
Show source-provided references
1. 10.1021/ac069419j10.1021/ac069419j ↗
2. 10.1021/nl025875l10.1021/nl025875l ↗
3. 10.1186/1556-276X-8-8310.1186/1556-276X-8-83 ↗
4. 10.1063/1.175397510.1063/1.1753975 ↗
5. 10.1002/adma.20080375410.1002/adma.200803754 ↗
6. 10.1038/nature0457410.1038/nature04574 ↗
7. Olesinski R. W. · Bull. Alloy Phase Diagrams · 1984 · 5 · 73
8. Sze S. M. · 2007
9. 10.1063/1.346455710.1063/1.3464557 ↗
10. 10.1063/1.356981710.1063/1.3569817 ↗
11. 10.1021/jp106642810.1021/jp1066428 ↗
12. Brewer J. · 2008
13. 10.1109/MCD.2006.165784510.1109/MCD.2006.1657845 ↗
14. 10.1186/1556-276X-9-52610.1186/1556-276X-9-526 ↗
15. Bez, R.; Cappelletti, P. Flash memory and beyond. In 2005 IEEE VLSI-TSA - International Symposium on VLSI Technology - VLSI-TSA-TECH, Hsinchu, 2005; pp 84–87.
16. 10.1016/j.mee.2008.08.00710.1016/j.mee.2008.08.007 ↗
17. De Salvo B. · 2010
18. 10.1063/1.11608510.1063/1.116085 ↗
19. 10.1088/0022-3727/45/44/44530110.1088/0022-3727/45/44/445301 ↗
20. 10.1063/1.233699910.1063/1.2336999 ↗
21. 10.1109/JPROC.2010.207005010.1109/JPROC.2010.2070050 ↗
22. 10.1016/0257-8972(87)90174-510.1016/0257-8972(87)90174-5 ↗
23. 10.1007/s00339-010-5802-110.1007/s00339-010-5802-1 ↗
24. 10.1088/0957-4484/18/50/50530710.1088/0957-4484/18/50/505307 ↗
25. 10.1103/PhysRevB.59.164510.1103/PhysRevB.59.1645 ↗
26. 10.1016/0038-1098(86)90513-210.1016/0038-1098(86)90513-2 ↗
27. Bhat K. N. · 2006
28. Nicollian E. H. · 1982
29. Zhu C. · Tech. Dig. Int. Electron Dev. Meet. · 2003 · 8 · 879