Grainy Cr x O y RRAM with Thermal Stability for Enabling Emerging Computing Applications
Source abstract
Abstract
With the increasing demand for high-performance data processing, traditional silicon-based integrated circuits and emerging memory technologies are in urgent need as device miniaturization approached physical scaling limits. Resistive random-access memory (RRAM) is a promising candidate for neuromorphic computing and nonvolatile memory applications for its high scalability and low cost. With the rapid growth of AI workloads, ensuring device-level thermal robustness in non-volatile memory technologies has become increasingly critical. In this work, Cr x O y -based RRAM devices were fabricated by localized prepatterned metal sources by chemical vapor deposition at 650 °C, as redistributed localized oxide deposition. The grainy oxide RRAM devices exhibit reliable bipolar switching with high uniformity and an ON/OFF ratio exceeding 10 4, while operated under 25 to 70 °C with an increased memory window attributed to the grainy structures with a thermal treatment process, which stabilized the filamentary-based resistive switching under high temperature. Linear conductance modulation with long-term potentiation (LTP), long-term depression (LTD), and training accuracy on the MNIST data set has resulted in 92.4% of pattern recognition accuracy. This study provides a unique technique in fabricating the active switching layer as Cr x O y with improved operating temperature robustness, good memory window, and analog behaviors for future in-memory computing applications.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · Transition Metal Oxide Nanomaterials
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
School of Electrical Computing and Energy Engineering (ECEE)
Arizona State University
Goeppert LLC
Department of Physics
Materials Science and Engineering, Fulton Schools of Engineering
Funding
National Science Foundation
References (61)
Show source-provided references
1. 10.48550/arXiv.2403.14123.10.48550/arXiv.2403.14123. ↗
2. 10.1007/s11432-020-3227-110.1007/s11432-020-3227-1 ↗
3. 10.1145/216585.21658810.1145/216585.216588 ↗
4. McKee, S. A. Reflections on the Memory Wall. In Proceedings of the 1st conference on Computing frontiers ; ACM: Ischia Italy, 2004, p 162.10.1145/977091.977115 ↗
5. Mutlu, O.; Olgun, A.; Oliveira, G. F.; Yuksel, I. E. Memory-Centric Computing: Recent Advances in Processing-in-DRAM (Invited). In 2024 IEEE International Electron Devices Meeting (IEDM) ; IEEE: San Francisco, CA, USA, 2024, pp 1–4.10.1109/IEDM50854.2024.10873410 ↗
6. Luo, H.; Yüksel, I. ̇. E.; Olgun, A.; Yağlıkçı, A. G.; Mutlu, O. Revisiting DRAM Read Disturbance: Identifying Inconsistencies Between Experimental Characterization and Device-Level Studies. In 2025 IEEE 43rd VLSI Test Symposium (VTS) ; IEEE: Tempe, AZ, USA, 2025, pp 1–8.10.1109/VTS65138.2025.11022861 ↗
7. Li, S.; Chen, K.; Ahn, J. H.; Brockman, J. B.; Jouppi, N. P. CACTI-P: Architecture-Level Modeling for SRAM-Based Structures with Advanced Leakage Reduction Techniques. In 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) ; IEEE: San Jose, CA, USA, 2011, pp 694–701.10.1109/ICCAD.2011.6105405 ↗
8. 10.1002/aisy.20190018910.1002/aisy.201900189 ↗
9. 10.1109/TNANO.2025.355230810.1109/TNANO.2025.3552308 ↗
10. Rawat, R. M.; Kumar, V. Literature Review on SRAM Cells Under Stability, Energy, and Power Constraints. In 2025 International Conference on Intelligent Control, Computing and Communications (IC3) ; IEEE: Mathura, India, 2025, pp 1340–1344.10.1109/IC363308.2025.10956626 ↗
11. 10.1002/cta.424810.1002/cta.4248 ↗
12. Sridharan, V.; Liberty, D. A Study of DRAM Failures in the Field. In 2012 International Conference for High Performance Computing, Networking, Storage and Analysis ; IEEE: Salt Lake City, UT, USA, 2012, pp 1–11.10.1109/SC.2012.13 ↗
13. O’Connor, M.; Chatterjee, N.; Lee, D.; Wilson, J.; Agrawal, A.; Keckler, S. W.; Dally, W. J. Fine-Grained DRAM: Energy-Efficient DRAM for Extreme Bandwidth Systems. In Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture ; ACM: Cambridge Massachusetts, 2017, pp 41–54.10.1145/3123939.3124545 ↗
14. Huang, H.; Shin, K. G.; Lefurgy, C.; Keller, T. Improving Energy Efficiency by Making DRAM Less Randomly Accessed. In Proceedings of the 2005 International Symposium on Low Power Electronics and Design; ISLPED ’05 ; Association for Computing Machinery: New York, NY, USA, 2005, pp 393–398.10.1145/1077603.1077696 ↗
15. 10.1109/4.56882010.1109/4.568820 ↗
16. 10.63282/3050-922X.IJERET-V6I1P10510.63282/3050-922X.IJERET-V6I1P105 ↗
17. Liu, S.; Radway, R. M.; Wang, X.; Kwon, J.; Trippel, C.; Levis, P.; Mitra, S.; Wong, H.S. P. Future of Memory: Massive, Diverse, Tightly Integrated with Compute - from Device to Software. In 2024 IEEE International Electron Devices Meeting (IEDM) ; IEEE: San Francisco, CA, USA, 2024, pp 1–4.10.1109/IEDM50854.2024.10873508 ↗
18. 10.1557/s43577-021-00204-210.1557/s43577-021-00204-2 ↗
19. 10.1557/s43579-024-00660-210.1557/s43579-024-00660-2 ↗
20. 10.1109/TED.2023.323750810.1109/TED.2023.3237508 ↗
21. 10.1116/1.503405810.1116/1.5034058 ↗
22. 10.1016/j.sse.2010.12.01410.1016/j.sse.2010.12.014 ↗
23. 10.1149/1.351871010.1149/1.3518710 ↗
24. 10.1007/s11664-014-3193-310.1007/s11664-014-3193-3 ↗
25. 10.1007/s11664-016-5263-110.1007/s11664-016-5263-1 ↗
26. 10.1007/s11664-015-3889-z10.1007/s11664-015-3889-z ↗
27. 10.1016/j.cjph.2025.05.04010.1016/j.cjph.2025.05.040 ↗
28. 10.1021/acsami.4c1622310.1021/acsami.4c16223 ↗
29. 10.1002/pssa.20240074310.1002/pssa.202400743 ↗
30. 10.1002/aelm.20250011410.1002/aelm.202500114 ↗
31. 10.1016/j.chaos.2025.11638110.1016/j.chaos.2025.116381 ↗
32. 10.1126/sciadv.adt978910.1126/sciadv.adt9789 ↗
33. 10.1016/j.cap.2024.12.00710.1016/j.cap.2024.12.007 ↗
34. 10.3390/jlpea1204005510.3390/jlpea12040055 ↗
35. 10.1186/s11671-019-3229-y10.1186/s11671-019-3229-y ↗
36. Polino, N.; Laudato, M.; Ambrosi, E.; Bricalli, A.; Ielmini, D. Joule Heating in SiO x RRAM Device Studied by an Integrated Micro-Thermal Stage. In ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC) ; IEEE: Cracow, Poland, 2019, pp 126–129.10.1109/ESSDERC.2019.8901771 ↗
37. Yu, S.; Guan, X.; Wong, H.S. P. On the Stochastic Nature of Resistive Switching in Metal Oxide RRAM: Physical Modeling, Monte Carlo Simulation, and Experimental Characterization. In 2011 International Electron Devices Meeting ; IEEE: Washington, DC, USA, 2011, pp 17 3 1–17 3 4.10.1109/IEDM.2011.6131572 ↗
38. 10.1186/s11671-014-0721-210.1186/s11671-014-0721-2 ↗
39. 10.1063/1.492951210.1063/1.4929512 ↗
40. 10.1088/0268-1242/30/10/10501410.1088/0268-1242/30/10/105014 ↗
41. 10.1186/s11671-015-1118-610.1186/s11671-015-1118-6 ↗
42. 10.1080/00018732.2022.208400610.1080/00018732.2022.2084006 ↗
43. 10.1149/2162-8777/acd95910.1149/2162-8777/acd959 ↗
44. 10.1016/j.spmi.2015.12.04410.1016/j.spmi.2015.12.044 ↗
45. 10.1021/acsomega.5c0605210.1021/acsomega.5c06052 ↗
46. 10.1002/admt.20250028910.1002/admt.202500289 ↗
47. 10.1186/s11671-023-03881-x10.1186/s11671-023-03881-x ↗
48. 10.1063/1.495506310.1063/1.4955063 ↗
49. 10.1002/advs.20230620610.1002/advs.202306206 ↗
50. 10.1002/smll.20240979810.1002/smll.202409798 ↗
51. 10.36227/techrxiv.23521953.v110.36227/techrxiv.23521953.v1 ↗
52. 10.1021/acsaelm.1c0039810.1021/acsaelm.1c00398 ↗
53. 10.1021/acsnano.3c1101910.1021/acsnano.3c11019 ↗
54. 10.1149/2.0041709jss10.1149/2.0041709jss ↗
55. 10.1016/j.matlet.2023.13569910.1016/j.matlet.2023.135699 ↗
56. 10.7567/1882-0786/aafefa10.7567/1882-0786/aafefa ↗
57. 10.1088/1361-6463/abf57610.1088/1361-6463/abf576 ↗
58. 10.1038/s41598-018-33198-010.1038/s41598-018-33198-0 ↗
59. 10.1002/pssa.221093017110.1002/pssa.2210930171 ↗
60. Sze S. M. · 2007
61. 10.1016/0038-1101(65)90116-410.1016/0038-1101(65)90116-4 ↗