Atomic Layer Annealing on Ultrathin SiNx Resistive Switching Layer for Low-Voltage Operation of Resistive Random Access Memory
Source abstract
Abstract
High Resolution Image Download MS PowerPoint Slide This study investigates the effect of atomic layer annealing (ALA) on the resistive switching characteristics of SiN x -based resistive random access memory (RRAM) devices. The energy transfer occurs in the ALA process via the in situ plasma treatment introduced in each cycle of atomic layer deposition. The ALA treatment reduces nitrogen vacancies and increases the film density of the SiN x layer with a thickness of only 3.5 nm, as revealed by X-ray reflectivity and X-ray photoelectron spectroscopy analyses. Consequently, the SiN x RRAM devices subjected to ALA demonstrate lower operating voltages and improved uniformity in their resistive switching properties. Furthermore, the ALA treatment contributes to a significant enhancement in pulse endurance of over 10 4 cycles and an exceptional retention time exceeding 10 6 seconds at 125 °C. This research provides a promising approach to improving the performance of SiN x RRAM devices characterized by low-voltage operation along with high uniformity and reliability.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · Neuroscience and Neural Engineering
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Department of Materials Science and Engineering, National Taiwan University, Taipei 106319, Taiwan, ROC
Research Center for Applied Sciences, Academia Sinica, Taipei 115201, Taiwan, ROC
Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106319, Taiwan, ROC
Graduate School of Advanced Technology, National Taiwan University, Taipei, ROC 10617, Taiwan
Funding
National Science and Technology Council
References (76)
Show source-provided references
1. 10.1147/rd.524.044910.1147/rd.524.0449 ↗
2. 10.1038/nnano.2009.45610.1038/nnano.2009.456 ↗
3. 10.1002/adfm.20160068010.1002/adfm.201600680 ↗
4. 10.1021/acsnano.5b0219910.1021/acsnano.5b02199 ↗
5. Wang, X.; Wu, Y.; Lu, W. D. RRAM-enabled AI accelerator architecture. In 2021 IEEE International Electron Devices Meeting (IEDM); 2021; IEEE, pp 12.12.11–12.12.14.10.1109/IEDM19574.2021.9720543 ↗
6. 10.1016/j.mser.2014.06.00210.1016/j.mser.2014.06.002 ↗
7. 10.1038/nnano.2012.24010.1038/nnano.2012.240 ↗
8. 10.1038/s41563-018-0234-y10.1038/s41563-018-0234-y ↗
9. 10.1038/ncomms1519910.1038/ncomms15199 ↗
10. Strukov, D. B.; Likharev, K. K. Prospects for the development of digital CMOL circuits. In 2007 IEEE International Symposium on Nanoscale Architectures; 2007; IEEE, pp 109–116.10.1109/NANOARCH.2007.4400865 ↗
11. 10.1002/adfm.20130352010.1002/adfm.201303520 ↗
12. 10.1016/j.apsusc.2021.14938610.1016/j.apsusc.2021.149386 ↗
13. 10.1016/j.jallcom.2018.07.04410.1016/j.jallcom.2018.07.044 ↗
14. 10.1016/j.jallcom.2020.15443410.1016/j.jallcom.2020.154434 ↗
15. 10.1016/j.ceramint.2020.08.23810.1016/j.ceramint.2020.08.238 ↗
16. 10.1109/TED.2019.289507910.1109/TED.2019.2895079 ↗
17. 10.1116/1.494356010.1116/1.4943560 ↗
18. 10.1109/TED.2021.305350210.1109/TED.2021.3053502 ↗
19. 10.1109/TED.2020.301484610.1109/TED.2020.3014846 ↗
20. 10.1063/1.499661810.1063/1.4996618 ↗
21. 10.1002/smll.20170406210.1002/smll.201704062 ↗
22. 10.1063/1.495271910.1063/1.4952719 ↗
23. 10.1063/1.492192610.1063/1.4921926 ↗
24. 10.1088/1361-6528/aa5e7210.1088/1361-6528/aa5e72 ↗
25. 10.1016/j.mee.2012.07.05210.1016/j.mee.2012.07.052 ↗
26. 10.1016/j.cap.2016.11.01710.1016/j.cap.2016.11.017 ↗
27. 10.1088/0268-1242/27/12/12502010.1088/0268-1242/27/12/125020 ↗
28. 10.1021/acsaelm.0c0019310.1021/acsaelm.0c00193 ↗
29. 10.3390/nano1106140110.3390/nano11061401 ↗
30. 10.1063/5.000195010.1063/5.0001950 ↗
31. 10.1016/S0042-207X(02)00349-410.1016/S0042-207X(02)00349-4 ↗
32. 10.1088/0022-3727/45/44/44530110.1088/0022-3727/45/44/445301 ↗
33. 10.1063/1.486266410.1063/1.4862664 ↗
34. 10.1116/1.502460510.1116/1.5024605 ↗
35. 10.3390/ma912100710.3390/ma9121007 ↗
36. Koehler, F.; Triyoso, D.; Hussain, I.; Mutas, S.; Bernhardt, H. Atomic Layer Deposition of SiN for spacer applications in high-end logic devices. In IOP Conference Series: Materials Science and Engineering; 2012; IOP Publishing, Vol. 41, p 012006.10.1088/1757-899X/41/1/012006 ↗
37. 10.1116/1.493799310.1116/1.4937993 ↗
38. 10.3390/app917353110.3390/app9173531 ↗
39. 10.1116/1.360997410.1116/1.3609974 ↗
40. 10.1038/srep3971710.1038/srep39717 ↗
41. 10.1039/C5TC01556A10.1039/C5TC01556A ↗
42. 10.1021/acsaelm.9b0008010.1021/acsaelm.9b00080 ↗
43. 10.1039/C9RA00008A10.1039/C9RA00008A ↗
44. 10.1021/acsaelm.0c0038810.1021/acsaelm.0c00388 ↗
45. 10.1039/C9TC04801D10.1039/C9TC04801D ↗
46. 10.1021/acsaelm.9b0081910.1021/acsaelm.9b00819 ↗
47. 10.1021/acssuschemeng.8b0398210.1021/acssuschemeng.8b03982 ↗
48. 10.1088/1361-6595/aaf2c710.1088/1361-6595/aaf2c7 ↗
49. 10.1080/09500839717930910.1080/095008397179309 ↗
50. 10.1016/j.actamat.2022.11776210.1016/j.actamat.2022.117762 ↗
51. 10.1016/j.tsf.2015.02.06610.1016/j.tsf.2015.02.066 ↗
52. 10.1063/1.37354510.1063/1.373545 ↗
53. 10.7567/JJAP.50.03620210.7567/JJAP.50.036202 ↗
54. 10.1016/0040-6090(80)90207-210.1016/0040-6090(80)90207-2 ↗
55. 10.1002/pssa.20180020110.1002/pssa.201800201 ↗
56. 10.1063/5.014289710.1063/5.0142897 ↗
57. 10.1002/pssa.20190054010.1002/pssa.201900540 ↗
58. 10.1109/TNANO.2021.307297410.1109/TNANO.2021.3072974 ↗
59. Vasileiadis, N.; Mavropoulis, A.; Loukas, P.; Normand, P.; Sirakoulis, G. C.; Dimitrakis, P. Substrate Effect on Low-frequency Noise of synaptic RRAM devices. In 2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC); 2022; IEEE, pp 1–5.10.1109/VLSI-SoC54400.2022.9939652 ↗
60. Vasileiadis, N.; Loukas, P.; Mavropoulis, A.; Normand, P.; Karafyllidis, I.; Sirakoulis, G. C.; Dimitrakis, P. Random Telegraph Noise of MIS and MIOS Silicon Nitride memristors at different resistance states. In 2022 IEEE 22nd International Conference on Nanotechnology (NANO); 2022; IEEE, pp 453–456.10.1109/NANO54668.2022.9928707 ↗
61. 10.1109/LED.2013.227263110.1109/LED.2013.2272631 ↗
62. 10.1116/1.493194610.1116/1.4931946 ↗
63. 10.1038/srep1576210.1038/srep15762 ↗
64. 10.1109/TED.2020.297610610.1109/TED.2020.2976106 ↗
65. 10.1103/PhysRev.103.164810.1103/PhysRev.103.1648 ↗
66. 10.1109/TED.2019.293936510.1109/TED.2019.2939365 ↗
67. 10.1063/1.283266010.1063/1.2832660 ↗
68. 10.1063/1.276738010.1063/1.2767380 ↗
69. 10.1016/j.mee.2017.11.00210.1016/j.mee.2017.11.002 ↗
70. 10.1016/j.apsusc.2021.15010110.1016/j.apsusc.2021.150101 ↗
71. Karakolis, P.; Normand, P.; Dimitrakis, P.; Sygelou, L.; Ntinas, V.; Fyrigos, I.A.; Karafyllidis, I.; Sirakoulis, G. C. Plasma modified silicon nitride resistive switching memories. In 2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH); 2019; IEEE, pp 1–2.10.1109/NANOARCH47378.2019.181308 ↗
72. 10.1021/acsaelm.1c0082310.1021/acsaelm.1c00823 ↗
73. 10.1016/j.jallcom.2017.11.26710.1016/j.jallcom.2017.11.267 ↗
74. 10.1109/JPROC.2012.219036910.1109/JPROC.2012.2190369 ↗
75. 10.1063/1.497803310.1063/1.4978033 ↗
76. 10.1002/aelm.20180073910.1002/aelm.201800739 ↗