journal article·2024-05-28

The High-Adhesion Die-Cleaning Tape with Dual-Functional Groups for Die to Wafer (D2W) Hybrid Bonding

Yu Zhang, Ziqi Lian, Fei Ding, Anqi Zhou, Renxi Jin, Yudong Yang, Qidong Wang

Publisher page

Abstract

With the rapid development of artificial intelligence, high performance computing will break through Moore’s law and move toward three-dimensional (3D) package integration of chips. Hybrid bonding has become a potential solution for advanced packaging, as the interconnect pitch shrinks to less than 1 μm. Die to wafer (D2W) hybrid bonding consists of chemical mechanical polishing (CMP), blading, plasma activation, prebonding, and annealing processes. The diced dies that are attached to tape will undergo several steps such as cleaning and activation; therefore, the tape should present a high adhesion and stability property. This paper innovatively studies the adhesion and stability of tapes in a variety of chemicals and theoretically reveals the influence of the composition and structure of the tape adhesive layer on performance. Two types of tapes (A and B) from different brands have been tested and their average peeling strength on the dies was measured; the results present that tape A remains stable no matter in the acidic or alkaline solution, even with megasonics applied for a long time. The adhesive layer of tape A is closely connected to the substrate layer, and the surface roughness of 1.1 nm is much smaller than that of tape B. Besides, the XPS analysis verifies that there are abundant carboxyl and ester groups on the surface of the tape A adhesive layer, which contributes to the outstanding adhesion of dies on the tape and stability performance in a variety of chemical environments. This research reveals the reasons for the adhesion and stability performance of the tape, which will provide a theoretical basis for the selection of die cleaning tape and support the development of the D2W hybrid bonding process and high-density packaging technology.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: 3D IC and TSV technologies · Additive Manufacturing and 3D Printing Technologies · Nanofabrication and Lithography Techniques

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China

School of Integrated Circuits, University of Chinese Academy of Sciences, Beijing 100049, China

Funding

China Scholarship Council · National Natural Science Foundation of China · Beijing Superstring Academy of Memory Technology

References (31)

Show source-provided references
1. 10.1109/TNNLS.2020.297838610.1109/TNNLS.2020.2978386 ↗
2. 10.1109/MM.2023.325679610.1109/MM.2023.3256796 ↗
3. 10.3390/app1315901710.3390/app13159017 ↗
4. 10.1109/MC.2023.324169210.1109/MC.2023.3241692 ↗
5. 10.1109/MC.2023.323509310.1109/MC.2023.3235093 ↗
6. 10.3390/electronics1201005310.3390/electronics12010053 ↗
7. 10.1002/admt.20220213410.1002/admt.202202134 ↗
8. 10.1021/acsami.1c2156710.1021/acsami.1c21567 ↗
9. Stream, C.; Emile, K.; Maggie, T. Bump Shape Control on High Speed Copper Pillar Plating Process in Lead-Free Wafer Level Packaging. In2009 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference; October 21–23, 2009; pp 432–435.10.1109/IMPACT.2009.5382210 ↗
10. 10.1147/rd.133.023910.1147/rd.133.0239 ↗
11. 10.1007/s11664-018-6701-z10.1007/s11664-018-6701-z ↗
12. Brun, X. F.; Burggraf, J.; Ruxandra-Aida, B.; Mühlstätter, C. Low temperature Direct Bonding of SiN and SiO Interfaces for Packaging Applications. In2020 IEEE 70th Electronic Components and Technology Conference (ECTC); June 3–30, 2020; pp 182–187.10.1109/ECTC32862.2020.00041 ↗
13. Gao, G.; Mirkarimi, L.; Workman, T.; Guevara, G.; Theil, J.; Uzoh, C.; Fountain, G.; Lee, B.; Mrozek, P.; Huynh, M.; Katkar, R. Development of Low Temperature Direct Bond Interconnect Technology for Die-To-Wafer and Die-To-Die Applications-Stacking, Yield Improvement, Reliability Assessment. In2018 International Wafer Level Packaging Conference (IWLPC); October 23–25, 2018; pp 1–7.10.23919/IWLPC.2018.8573278 ↗
14. He, R.; Fujino, M.; Yamauchi, A.; Suga, T. Combined Surface Activated Bonding (SAB) Approach for SiO2Direct Wafer Bonding in Vacuum. In2015 International Conference on Electronics Packaging and iMAPS All Asia Conference (ICEP-IAAC); April 14–17, 2015; pp 65–68.10.1109/ICEP-IAAC.2015.7111002 ↗
15. 10.3390/ma1505188810.3390/ma15051888 ↗
16. Yu, D. C. H.; Wang, C. T.; Hsia, H. Foundry Perspectives on 2.5D/3D Integration and Roadmap. In2021 IEEE International Electron Devices Meeting (IEDM); December 11–16, 2021; pp 3.7.1–3.7.4.10.1109/IEDM19574.2021.9720568 ↗
17. Liang, S. W.; Wu, G. C. Y.; Yee, K. C.; Wang, C. T.; Cui, J. J.; Yu, D. C. H. High Performance and Energy Efficient Computing with Advanced SoIC Scaling. InIEEE 72nd Electronic Components And Technology Conference (ECTC 2022); IEEE, 2022; pp 1090–1094.10.1109/ECTC51906.2022.00176 ↗
18. DBI Ultra Die-to-Wafer Hybrid Bonding. https://adeia.com/dbi-die-to-wafer-hybrid-bonding/.
19. Appelt B. · ICEP2011 Proc. · 2011 · 426
20. Gao, G.; Mirkarimi, L.; Workman, T.; Fountain, G.; Theil, J.; Guevara, G.; Liu, P.; Lee, B.; Mrozek, P.; Huynh, M.; Rudolph, C.; Werner, T.; Hanisch, A. Low Temperature Cu Interconnect with Chip to Wafer Hybrid Bonding. In2019 IEEE 69th Electronic Components and Technology Conference (ECTC); May 28–31, 2019; pp 628–635.10.1109/ECTC.2019.00100 ↗
21. Bourjot, E.; Bond, A.; Nadi, N.; Enot, T.; Sanchez, L.; Montmeat, P.; Martin, B.; Campo, A.; Fournel, F.; Eid, F.; Swan, J.; Ieee, Integration And Process Challenges Of Self Assembly Applied To Die-To-Wafer Hybrid Bonding. In2023 IEEE 73rd Electronic Components And Technology Conference, ECTC; IEEE, 2023; pp 1397–1402.10.1109/ECTC51909.2023.00239 ↗
22. Bourjot, E.; Castan, C.; Nadi, N.; Bond, A.; Bresson, N.; Sanchez, L.; Fournel, F.; Raynaud, N.; Metzger, P.; Cheramy, S.; Soc, I. C., Towards 5μm Interconnection Pitch with Die-to-Wafer Direct Hybrid Bonding. InIEEE 71st Electronic Components and Technology Conference (ECTC 2021); IEEE, 2021; pp 470–475.10.1109/ECTC32696.2021.00085 ↗
23. Lujan, A. P. Cost and Yield Analysis of Die-to-Wafer Hybrid Bonding. In2022 International Conference on Electronics Packaging (ICEP); May 11–14, 2022; pp 129–130.10.23919/ICEP55381.2022.9795476 ↗
24. 10.1149/2162-8777/acbe1810.1149/2162-8777/acbe18 ↗
25. 10.1007/s42452-019-1099-710.1007/s42452-019-1099-7 ↗
26. 10.1007/s11581-020-03656-910.1007/s11581-020-03656-9 ↗
27. 10.1016/j.electacta.2022.14003810.1016/j.electacta.2022.140038 ↗
28. 10.1002/ppap.20120004410.1002/ppap.201200044 ↗
29. 10.1016/j.pnsc.2017.06.00910.1016/j.pnsc.2017.06.009 ↗
30. 10.1002/cphc.20190065310.1002/cphc.201900653 ↗
31. 10.1016/j.polymer.2022.12558110.1016/j.polymer.2022.125581 ↗