journal article·2023-07Open access

Effect of sputtering process parameters on the uniformity of copper film deposited in micro-via

Zhendong Yin, Songsheng Lin, Zhiqiang Fu, Yao Wang, Chuan Hu, Yifan Su

Abstract

With the increase of the density of interconnecting technology for chip packaging, it is required to form smaller vertical interconnect micro-via in insulating dielectric materials with advanced packaging technology. However, a continuous and uniform copper film cannot be formed on the sidewall of the micro-via after plasma etching due to the existence of the top and bottom cut value. This paper has developed an interconnecting process for depositing copper film in 5-10 μm polyimide micro-via based on DC magnetron sputtering technology and investigated the effect of sputtering process parameters on the uniformity of copper film deposited in micro-via. It is found that sputtering power, bias voltage and working pressure have a great influence on the uniformity of the deposited copper film at the sidewall of the micro-via, and these parameters will lead to the deposition gap. In contrast, the rotating speed and deposition time have little influence on the uniformity of copper film deposited on the micro-via, and there is no undeposited phenomenon on the side wall of the micro-via. When sputtering power is 50 W, bias voltage is -70 V, working pressure is 4 mtorr, rotating speed is 10 rpm, and deposition time 5000 s, the wall, bottom and top of the micro-via are covered by continuous copper film, and the copper film on the sidewall is continuous and homogeneous. The optimized process parameters can be sputtered in the micro-via with a diameter of 5-10 um.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Copper Interconnects and Reliability · 3D IC and TSV technologies · Electronic Packaging and Soldering Technologies

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

References (36)

Show source-provided references
1. Development of computer intelligent system-level electronic integrated package microsystem technology
2. Emerging technologies for advanced 3D package characterization to enable the more-than-Moore Era10.1149/10902.0015ecst ↗
3. Recent advances and trends in advanced packaging10.1109/TCPMT.2022.3144461 ↗
4. Fan-out wafer-level packaging for heterogeneous integration10.1109/TCPMT.2018.2848649 ↗
5. Board-level drop impact reliability analysis of dual-side molding System-in-Package (SiP) modules10.1109/TED.2022.3223632 ↗
6. Design, analysis and test of high-frequency interconnections in 2.5D package with silicon interposer10.1088/1674-4926/37/4/045003 ↗
7. TXV Technology: the cornerstone of 3D system-in-packaging10.1007/s11431-022-2119-3 ↗
8. The redistribution layer-first embedded fan-out wafer level packaging for 2-D ultrasonic transducer arrays10.1109/LED.2021.3100064 ↗
9. System on integrated chips (SoIC(TM) for 3D heterogeneous integration
10. Innovative sub-5- $∖mu$ m micro-vias by picosecond UV laser for post-moore packaging interconnects10.1109/TCPMT.2019.2941866 ↗
11. Deep reactive ion etching of polyimide for microfluidic applications10.3938/jkps.51.984 ↗
12. Fabrication of ultra-fine micro-vias in non-photosensitive polyimide for high-density vertical interconnects10.3390/mi13122081 ↗
13. A study on sputtering of copper seed layer for interconnect metallization via molecular dynamics simulation10.3390/app11209702 ↗
14. Metal seed layer sputtering on high aspect ratio through-silicon-vias for copper filling electroplating10.1016/j.electacta.2013.09.096 ↗
15. Ultrathin CVD Cu seed layer formation using copper oxynitride deposition and room temperature remote hydrogen plasma reduction10.1149/1.2912326 ↗
16. Encapsulation of locally welded silver nanowire with water-free ALD-SbOx for flexible thin-film transistors10.1063/5.0118500 ↗
17. Effect of powder ALD interface modification on the thermoelectric performance of bismuth
18. Mechanical properties and microstructural stability of CuTa/Cu composite coatings10.1016/j.surfcoat.2019.02.072 ↗
19. Advanced strategies in thin films engineering by magnetron sputtering10.3390/coatings10040419 ↗
20. Recent advances in magnetron sputtering technology10.1016/S0257-8972(97)00633-6 ↗
21. Barrier and seed layers deposition in TSV using magnetron sputtering10.4028/www.scientific.net/AMM.543-547.3951 ↗
22. Study of high efficiency, low noise sputtered magnetron's cathode using GaN and SiC semiconductors for modulated microwave power transmission10.1017/S1759078721000489 ↗
23. Comparative study of titanium, platinum, and titanium nitride thin films for micro-elecrto mechanical systems (MEMS) based micro-heaters10.1063/6.0001892 ↗
24. Multi-chip module fabricated by W-CSP method using excimer laser via-hole formation and Cu plating
25. Advances in panel scalable planarization and high throughput differential seed layer etching processes for multilayer RDL at 20 micron I/O pitch for 2.5D glass interposers
26. Effects of aluminum sputtering process parameters on via step coverage in micro-electronic device manufacturing10.1007/s11664-997-0105-9 ↗
27. Improved step coverage of Cu seed layers by magnetic-field-assisted ionized sputtering10.1143/JJAP.50.05EA03 ↗
28. Effect of sputtering power on the nucleation and growth of Cu films deposited by magnetron sputtering10.2320/matertrans.M2009183 ↗
29. Enabling continuous Cu seed layer for deep through-silicon-vias with high aspect ratio by sequential sputtering and electroless plating10.1109/LED.2021.3105667 ↗
30. Decreasing step coverage of self-ionized plasma sputtered copper seed layer with target lifetime10.1016/j.mee.2006.10.002 ↗
31. Plasma characteristics and properties of Cu films prepared by high power pulsed magnetron sputtering10.1016/j.vacuum.2016.10.032 ↗
32. Barrier and seed layer coverage in 3D structures with different aspect ratios using sputtering and ALD processes10.1016/j.mee.2008.06.007 ↗
33. Cathode sheath processes in a non-sputtering magnetron discharge10.1016/j.vacuum.2018.09.029 ↗
34. Deposition of Cu-films by a planar magnetron sputtering system at ultra-low operating pressure10.1016/j.surfcoat.2020.125600 ↗
35. Effects of sputtering power, working pressure, and electric bias on the deposition behavior of Ag films during DC magnetron sputtering considering the generation of charged flux
36. Improving the quality of barrier/seed interface by optimizing physical vapor deposition of Cu film in hollow cathode magnetron10.1116/1.3602079 ↗