Constrained-film sintering of a gold circuit paste
Source abstract
Abstract
We studied the constrained-film sintering of a gold circuit paste used in microelectronic packaging applications. Optical techniques were developed to determine the shrinkage profiles of constrained and free films and stresses generated during sintering in the constrained films. Constrained films approximately 60 μm thick were made by multiple screen-printing of the gold paste on rigid alumina substrates, while the free films were obtained by peeling off portions of the gold films from the substrate after binder burnout. Constrained films for stress measurement were made by multiple screen-printing on an oxidized 25 μm thick silicon substrate. Sintering runs were done in a hot stage at temperatures between 650 °C and 900 °C. The densification rates were much lower in the constrained films than those in the free films. The in-plane tensile stresses in the constrained films, determined by wafer curvature measurement, rose rapidly to a maximum level of 510 kPa during the initial stage of sintering and then gradually decreased. The reduction in the sintering potential due to the hydrostatic stress is not large enough to completely account for the retarded densification in constrained films. SEM micrographs of the film microstructures after sintering showed no-significant difference in grain growth kinetics between the constrained and free films. However, the activation energy for densification was found to be very different between the two types of films, 90.1 ± 4.3 kJ/mole for the free film and 188.8 ± 6.7 kJ/mole for the constrained film. We suggest that the retarded densification kinetics in the constrained gold films is due to (i) the reduction in the sintering potential by the hydrostatic stress and (ii) a change in the dominant sintering mechanism from grain-boundary diffusion in the free films to lattice diffusion in the constrained films.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Electronic Packaging and Soldering Technologies · 3D IC and TSV technologies · Injection Molding Process and Properties
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (18)
Show source-provided references
1. Brandes · 1983
2. 10.1111/j.1151-2916.1986.tb07452.x10.1111/j.1151-2916.1986.tb07452.x ↗
3. 10.1016/0001-6160(84)90003-810.1016/0001-6160(84)90003-8 ↗
4. 10.1016/0036-9748(85)90240-610.1016/0036-9748(85)90240-6 ↗
5. 10.1111/j.1151-2916.1985.tb15227.x10.1111/j.1151-2916.1985.tb15227.x ↗
6. Sutterlin · Ceram. Trans. · 1993 · 33 · 435
7. 10.1111/j.1151-2916.1993.tb08311.x10.1111/j.1151-2916.1993.tb08311.x ↗
8. Holmes · 1976
9. 10.1016/0001-6160(88)90190-310.1016/0001-6160(88)90190-3 ↗
10. 10.1111/j.1151-2916.1985.tb15300.x10.1111/j.1151-2916.1985.tb15300.x ↗
11. 10.1111/j.1151-2916.1990.tb06502.x10.1111/j.1151-2916.1990.tb06502.x ↗
12. Bordia · Ceram. Trans. · 1988 · 1 · 872
13. Porter · 1981 · 113
14. Tummala · 1989
15. 10.1111/j.1151-2916.1987.tb04870.x10.1111/j.1151-2916.1987.tb04870.x ↗
16. Ohring · 1992 · 416
17. 10.1016/0001-6160(86)90066-010.1016/0001-6160(86)90066-0 ↗
18. 16 Cheng T. , Ph.D. Thesis, Cornell University, Ithaca, NY (1989).