A Bridged-Switch Energy-Efficient Switching Scheme for Successive Approximation Register Analog-to-Digital Converters with a Low-Complexity Capacitor Drive Circuit
Source abstract
Abstract
In recent years, due to the rise of the Internet of Things (IoT), various sensors have come to be in great demand for IoT devices. Analog-to-digital converters (ADCs) act as an important part of receivers in sensors. To improve the uptime of IoT devices, a bridged-switch energy-efficient switching scheme for successive approximation register (SAR) ADCs with a low-complexity capacitor drive circuit is proposed. The technique of top-plate sampling and closed-loop charge recycling is used in the proposed switching scheme so that neither the first nor the second comparison consumes switching energy. The third comparison uses bridge switches to connect the subarray to the main array, effectively reducing switching’s energy consumption. Only the least significant bit (LSB) is dependent on the accuracy of Vcm; thus, the last comparison consumes little switching energy. The proposed switching scheme achieves an average switching energy value of 47.5 CV2ref, which is 96.52% lower than that of the conventional capacitor switching scheme and reduces the area by 75%. The other major circuit modules employed are bootstrapped switches, a fully dynamic comparator, and dynamic SAR logic. The proposed ADC was simulated under the conditions of 180 nm CMOS process and 1 MS/s, resulting in a 9.8-bit effective number of bits (ENOB), a signal-to-noise and distortion ratio (SNDR) of 60.76 dB, a spurious-free dynamic range (SFDR) of 69.85 dB, a power consumption of 14.7 μW, and a figure of merit (FoM) of 16.55 fJ/conv.-step.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Analog and Mixed-Signal Circuit Design · CCD and CMOS Imaging Sensors · Advanced Memory and Neural Computing
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Zhongshan Institute, University of Electronic Science and Technology of China, Zhongshan 528402, China
School of Microelectronics, South China University of Technology, Guangzhou 510640, China
Funding
National Natural Science Foundation of China · Key Field Project of Colleges and Universities in Guangdong Province · Key Project of Social Welfare and Basic Research Project in Zhongshan City · Construction Project of Professional Quality Engineering in 2020 · Construction Project of Professional Quality Engineering in 2021
References (27)
Show source-provided references
1. Chung, Y.-H., and Zeng, Q.-F. (2020, January 10–13). A 12-Bit 100-kS/s SAR ADC for IoT Applications. Proceedings of the 2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, Taiwan.10.1109/VLSI-DAT49148.2020.9196440 ↗
2. A 0.6-V 94-nW 10-Bit 200-kS/s Single-Ended SAR ADC for Implantable Biosensor Applications10.1109/JSEN.2022.3195632 ↗
3. Hu, Y., Hu, L., Tang, B., Li, B., Wu, Z., and Liu, X. (2022). A 100 KS/s 8–10-Bit Resolution-Reconfigurable SAR ADC for Biosensor Applications. Micromachines, 13.10.3390/mi13111909 ↗
4. A 10-Bit 2.33 fJ/Conv. SAR-ADC with High Speed Capacitive DAC Switching Using a Novel Effective Asynchronous Control Circuitry10.1007/s10470-019-01450-w ↗
5. A 12-Bit SAR ADC with a Reversible VCM-Based Capacitor Switching Scheme10.1016/j.mejo.2022.105588 ↗
6. High Energy Efficiency and Linearity Switching Scheme without Reset Energy for SAR ADC10.1007/s00034-022-02038-y ↗
7. Ginsburg, B.P., and Chandrakasan, A.P. (2005, January 23–26). An Energy-Efficient Charge Recycling Approach for a SAR Converter with Capacitive DAC. Proceedings of the 2005 IEEE International Symposium on Circuits and Systems, Kobe, Japan.
8. A 10-Bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure10.1109/JSSC.2010.2042254 ↗
9. Energy-Efficient and Reference-Free Monotonic Capacitor Switching Scheme with Fewest Switches for SAR ADC10.1587/elex.12.20141202 ↗
10. Huang, L., Li, J., Jiang, X., and Wu, J. (2023, January 28–30). A 2.1-fJ/Conversion-Step 10-Bit 125-KS/s SAR ADC with Vcm-Based Bidirectional Single-Side Switching Scheme. Proceedings of the 2023 12th International Conference on Modern Circuits and Systems Technologies (MOCAST), Athens, Greece.10.1109/MOCAST57943.2023.10176456 ↗
11. A 0.3-V 0.705-fJ/Conversion-Step 10-Bit SAR ADC With a Shifted Monotonic Switching Procedure in 90-Nm CMOS
12. Low-Energy and Area-Efficient Tri-Level Switching Scheme for SAR ADC10.1049/el.2011.4001 ↗
13. VCM-Based Monotonic Capacitor Switching Scheme for SAR ADC10.1049/el.2012.3332 ↗
14. Closed-loop Charge Recycling Switching Scheme for SAR ADC10.1049/el.2016.3029 ↗
15. A 1.5-V, 10-Bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter10.1109/4.760369 ↗
16. Bootstrapping Techniques for Energy-Efficient Successive Approximation ADC10.1007/s10470-022-02106-y ↗
17. Schinkel, D., Mensink, E., Klumperink, E., Van Tuijl, E., and Nauta, B. (2007, January 11–15). A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time. Proceedings of the 2007 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, San Francisco, CA, USA.10.1109/ISSCC.2007.373420 ↗
18. Analysis and Design of Low-Voltage Low-Power High-Speed Double Tail Current Dynamic Latch Comparator10.1007/s10470-017-1040-1 ↗
19. Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator10.1109/TVLSI.2013.2241799 ↗
20. A 26 μW 8 Bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios10.1109/JSSC.2011.2143870 ↗
21. A 0.6 V 100 KS/s 8–10 b Resolution Configurable SAR ADC in 0.18 Μm CMOS10.1007/s10470-013-0062-6 ↗
22. A 3.03 μW 10-BIT 200 KS/s SAR ADC IN 0.18 μM CMOS10.1142/S0218126613500266 ↗
23. A 6-to-10-Bit 0.5 V-to-0.9 V Reconfigurable 2 MS/s Power Scalable SAR ADC in 0.18 μM CMOS10.1109/TCSI.2014.2377431 ↗
24. He, X., He, J., Cai, M., and Jing, Z. (2016, January 3–5). A Low Power Switching Method with Variable Comparator Reference Voltage and Split Capacitor Array for SAR ADC. Proceedings of the 2016 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), Hong Kong, China.10.1109/EDSSC.2016.7785287 ↗
25. A Low-Power Capacitor Switching Scheme with Low Common-Mode Voltage Variation for Successive Approximation ADC10.1016/j.mejo.2016.12.009 ↗
26. Zha, Y., Zahnd, L., Deng, J., Ruffieux, D., Badami, K., Mavrogordatos, T., Matsuo, Y., and Emery, S. (2019, January 4–6). An Untrimmed PVT-Robust 12-Bit 1-MS/s SAR ADC IP in 55nm Deeply Depleted Channel CMOS Process. Proceedings of the 2019 IEEE Asian Solid-State Circuits Conference (A-SSCC), Macau, China.10.1109/A-SSCC47793.2019.9056965 ↗
27. A Four-Level Switching Scheme for SAR ADCs with 87.5% Area Saving and 97.85% Energy-Reduction10.1007/s00034-020-01405-x ↗