Analysis of Temperature Effect in Quadruple Gate Nano-scale FinFET
Source abstract
Abstract
Quadruple gate FinFET is a promising candidate among other multi-gate MOS devices due to it’s better scalability and higher short channel effect suppression capability in advanced technology node. In this work, we report the effect of temperature on various performance metrics of quadruple gate FinFET like electrostatic integrity, carrier mobility, switching ratio, analog/RF, and linearity parameters with the help of well-calibrated numerical device simulation-based study (TCAD). While increasing the temperature from 250 °K to 450 °K, due to the enhanced bulk phonon scattering, degradation in carrier effective mobility is observed. Sub-threshold swing and drain induced barrier lowering coefficient vary linearly with temperature. At high temperature, due to the reduced carrier mobility, degradation in the analog figure of merits is observed. RF performance parameters also degrade primarily due to the enhanced gate capacitance and reduced trans-conductance. However, some linearity parameter improves at high temperature due to the reduced magnitude of the higher-order derivative of trans-conductance. Another major contribution of this work is, we demonstrate the inflection point or temperature compensation point in some analog/RF performance metrics where the device characteristics almost invariant with temperature.
Source: openaire · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Semiconductor materials and devices · Advancements in Semiconductor Devices and Circuit Design · Integrated Circuits and Semiconductor Failure Analysis
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (41)
Show source-provided references
1. Arden WM (2002) The international technology roadmap for semiconductors—perspectives and challenges for the next 15 years. Curr Opinion Solid State Mater Sci 6(5):371–377. https://doi.org/10.1016/S1359-0286(02)00116-X10.1016/S1359-0286(02)00116-X ↗
2. Roy K, Mukhopadhyay S, Mahmoodi-Meimand H (2003) Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc IEEE 91(2):305–327. https://doi.org/10.1109/JPROC.2002.80815610.1109/JPROC.2002.808156 ↗
3. Poiroux T, Vinet M, Faynot O, Widiez J, Lolivier J, Ernst T, Previtali B, Deleonibus S (2005) Multiple gate devices: advantages and challenges. Microelectronic Engineering 80:378–385. https://doi.org/10.1016/j.mee.2005.04.095. 14th Biennial Conference on Insulating Films on Semiconductors10.1016/j.mee.2005.04.095 ↗
4. Colinge J-P, et al. (2008) FinFETs and other multi-gate transistors, vol 73. Springer, Berlin10.1007/978-0-387-71752-4 ↗
5. Colinge J (2007) From gate-all-around to nanowire mosfets. In: 2007 international semiconductor conference. https://doi.org/10.1109/SMICND.2007.4519637, vol 1, pp 11–1710.1109/SMICND.2007.4519637 ↗
6. Chiang T (2014) A novel scaling theory for fully depleted, multiple-gate MOSFET, including effective number of gates (ENGs). IEEE Transactions on Electron Devices 61(2):631–633. https://doi.org/10.1109/TED.2013.229419210.1109/TED.2013.2294192 ↗
7. Kumar A (2016) Analog and RF performance of a multigate FinFET at nano scale. Superlattices and Microstructures 100:1073–1080. https://doi.org/10.1016/j.spmi.2016.10.07310.1016/j.spmi.2016.10.073 ↗
8. Kumar A, Singh SS (2016) Optimizing finfet parameters for minimizing short channel effects. In: 2016 international conference on communication and signal processing (ICCSP), pp 1448–145110.1109/ICCSP.2016.7754396 ↗
9. Sharma D, Vishvakarma SK (2015) Analyses of DC and analog/RF performances for short channel quadruple-gate gate-all-around MOSFET. Microelectron J 46(8):731–739. https://doi.org/10.1016/j.mejo.2015.05.00810.1016/j.mejo.2015.05.008 ↗
10. Rawat AS, Gupta SK (2017) Potential modeling and performance analysis of junction-less quadruple gate MOSFETs for analog and RF applications. Microelectron J 66:89–102. https://doi.org/10.1016/j.mejo.2017.06.00410.1016/j.mejo.2017.06.004 ↗
11. Gupta SK, Rawat AS, Verma YK, Mishra V (2019) Linearity distortion analysis of junctionless quadruple gate mosfets for analog applications. Silicon 11(1):257–26510.1007/s12633-018-9850-z ↗
12. Ghosh S, Roy K (2010) Parameter variation tolerance and error resiliency: new design paradigm for the nanoscale era. Proc IEEE 98(10):1718–1751. https://doi.org/10.1109/JPROC.2010.205723010.1109/JPROC.2010.2057230 ↗
13. Prijić Z, Dimitrijev S, Stojadinović N (1992) The determination of zero temperature coefficient point in CMOS transistors. Microelectron Reliab 32(6):769–77310.1016/0026-2714(92)90041-I ↗
14. Chen Z, Wong H, Han Y, Dong S, Yang B (2014) Temperature dependences of threshold voltage and drain-induced barrier lowering in 60nm gate length MOS transistors. Microelectronics Reliability 54(6):1109–1114. https://doi.org/10.1016/j.microrel.2013.12.00510.1016/j.microrel.2013.12.005 ↗
15. Das R, Gond AK, Sengupta S, Sahani RR, Pandit S (2017) Study of temperature variation on threshold voltage and sub-threshold slope of Eδ DC MOS transistor including quantum corrections and reduction techniques. Microsyst Technol 23 (9):4221–4229. https://doi.org/10.1007/s00542-016-2995-z10.1007/s00542-016-2995-z ↗
16. Shin M, Shi M, Mouis M, Cros A, Josse E, Kim GT, Ghibaudo G (2015) Low temperature characterization of mobility in 14nm FD-SOI CMOS devices under interface coupling conditions. Solid-State Electronics 108:30–35. https://doi.org/10.1016/j.sse.2014.12.013. Selected Papers from the 15th Ultimate Integration on Silicon (ULIS) Conference10.1016/j.sse.2014.12.013 ↗
17. Mohapatra SK, Pradhan KP, Sahu PK (2015) Temperature dependence inflection point in Ultra-Thin Si directly on Insulator (SDOI) MOSFETs: an influence to key performance metrics. Superlattices and Microstructures 78:134–143. https://doi.org/10.1016/j.spmi.2014.11.03710.1016/j.spmi.2014.11.037 ↗
18. Dutta S, Maity SK (2016) Temperature dependent analog/RF performance of double gate MOS transistor. In: 2016 international conference on signal processing, communication, power and embedded system (SCOPES). https://doi.org/10.1109/SCOPES.2016.7955558, pp 834–83710.1109/SCOPES.2016.7955558 ↗
19. Sentaurus TCAD (2018) Sentaurus TCAD Manuals. V.2018 edn
20. Ancona M, Iafrate GJ (1989) Quantum correction to the equation of state of an electron gas in a semiconductor. Phys Rev B 39(13):9536–954010.1103/PhysRevB.39.9536 ↗
21. Ancona M, Tiersten HF (1987) Macroscopic physics of the silicon inversion layer. Phys Rev B 35:7959–796510.1103/PhysRevB.35.7959 ↗
22. Zhou JR, Ferry DK (1992) Simulation of ultra-small GaAs MESFET using quantum moment equations. IEEE Transactions on Electron Devices 39(3):473–478. https://doi.org/10.1109/16.12346510.1109/16.123465 ↗
23. Pons N, Triozon F, Jaud M, Coquand R, Martinie S, Rozeau O, Niquet Y, Nguyen V, Oudrhiri AI, Barraud S (2013) Density gradient calibration for 2D quantum confinement: tri-gate SOI transistor application. In: 2013 international conference on simulation of semiconductor processes and devices (SISPAD). https://doi.org/10.1109/SISPAD.2013.6650605, pp 184–18710.1109/SISPAD.2013.6650605 ↗
24. Maity SK, Pandit S (2015) Study of analog and RF performance of UTB-OI-si substrate MOS transistor using buffered InGaAs and silicon channel. In: 6th international conference on computers and devices for communication (CODEC), Kolkata, W.B. India. https://doi.org/10.1109/CODEC.2015.7893193, pp 1–410.1109/CODEC.2015.7893193 ↗
25. Jin S, Fischetti MV, Tang TW (2007) Modeling of electron mobility in gated silicon nanowires at room temperature: surface roughness scattering, dielectric screening, and band nonparabolicity. J Appl Phys 102(8):083715. https://doi.org/10.1063/1.280258610.1063/1.2802586 ↗
26. Lee C, Borne A, Ferain I, Afzalian A, Yan R, Dehdashti AN, Razavi P, Colinge J (2010) High-temperature performance of silicon junctionless mosfets. IEEE Transactions on Electron Devices 57(3):620–625. https://doi.org/10.1109/TED.2009.203909310.1109/TED.2009.2039093 ↗
27. Varshni YP (1967) Temperature dependence of the energy gap in semiconductors. Physica 34 (1):149–154. https://doi.org/10.1016/0031-8914(67)90062-610.1016/0031-8914(67)90062-6 ↗
28. Masetti G, Severi M, Solmi S (1983) Modeling of carrier mobility against carrier concentration in arsenic-, phosphorus-, and boron-doped silicon. IEEE Transactions on Electron Devices 30(7):764–769. https://doi.org/10.1109/T-ED.1983.2120710.1109/T-ED.1983.21207 ↗
29. Reggiani S, Valdinoci M, Colalongo L, Rudan M, Baccarani G, Stricker AD, Illien F, Felber N, Fichtner W, Zullino L (2002) Electron and hole mobility in silicon at large operating temperatures. I. Bulk mobility. IEEE Transactions on Electron Devices 49(3):490–499. https://doi.org/10.1109/16.98712110.1109/16.987121 ↗
30. Reggiani S, Valdinoci M, Colalongo L, Baccarani G (1999) A unified analytical model for bulk and surface mobility in Si n- and p-Channel MOSFET’s. In: 29th European solid-state device research conference, vol 1, pp 240–243
31. Canali C, Majni G, Minder R, Ottaviani G (1975) Electron and hole drift velocity measurements in silicon and their empirical relation to electric field and temperature. IEEE Trans Electron Device 22 (11):1045–1047. https://doi.org/10.1109/T-ED.1975.1826710.1109/T-ED.1975.18267 ↗
32. Granzner R, Polyakov V, Schwierz F, Kittler M, Luyken R, Rösner W, Städele M (2006) Simulation of nanoscale MOSFETs using modified drift-diffusion and hydrodynamic models and comparison with Monte Carlo results. Microelectron Eng 83(2):241–246. https://doi.org/10.1016/j.mee.2005.08.00310.1016/j.mee.2005.08.003 ↗
33. Jacoboni C, Canali C, Ottaviani G, Quaranta AA (1977) A review of some charge transport properties of silicon. Solid State Electron 20(2):77–89. https://doi.org/10.1016/0038-1101(77)90054-510.1016/0038-1101(77)90054-5 ↗
34. Rios R, Cappellani A, Armstrong M, Budrevich A, Gomez H, Pai R, Rahhal-Orabi N, Kuhn K (2011) Comparison of junctionless and conventional trigate transistors with Lg down to 26 nm. IEEE Electron Device Letters 32(9):1170–1172. https://doi.org/10.1109/LED.2011.215897810.1109/LED.2011.2158978 ↗
35. Godoy A, López-Villanueva J, Jiménez-Tejada J, Palma A, Gámiz F (2001) A simple subthreshold swing model for short channel MOSFETs. Solid State Electron 45(3):391–397. https://doi.org/10.1016/S0038-1101(01)00060-010.1016/S0038-1101(01)00060-0 ↗
36. Hu CC (2010) Modern semiconductor devices for integrated circuits. Pearson Publication
37. Adan AO, Yoshimasu T, Shitara S, Tanba N, Fukurni M (2002) Linearity and low-noise performance of SOI MOSFETs for RF applications. IEEE Transactions on Electron Devices 49 (5):881–888. https://doi.org/10.1109/16.99859810.1109/16.998598 ↗
38. Ma W, Kaya S, Asenov A (2003) Study of rf linearity in sub-50 nm mosfets using simulations. J Comput Electron 2(2):347–352. https://doi.org/10.1023/B:JCEL.0000011450.37111.9d10.1023/B:JCEL.0000011450.37111.9d ↗
39. Kumar SP, Agrawal A, Chaujar R, Gupta RS, Gupta M (2011) Device linearity and intermodulation distortion comparison of dual material gate and conventional AlGaN/GaN high electron mobility transistor. Microelectron Reliab 51(3):587–596. https://doi.org/10.1016/j.microrel.2010.09.03310.1016/j.microrel.2010.09.033 ↗
40. Ghosh P, Haldar S, Gupta RS, Gupta M (2012) An investigation of linearity performance and intermodulation distortion of GME CGT MOSFET for RFIC design. IEEE Transactions on Electron Devices 59(12):3263–3268. https://doi.org/10.1109/TED.2012.221953710.1109/TED.2012.2219537 ↗
41. Razavi B (1998) RF microelectronics. Prentice-Hall, Inc., Upper Saddle River