Investigating the Impact of Self-Heating Effects on some Thermal and Electrical Characteristics of Dielectric Pocket Gate-all-around (DPGAA) MOSFETs
Source abstract
Abstract
Abstract The dielectric pocket gate-all-around (DPGAA) MOSFET is being considered the best suited candidate for ULSI electronic chips because of excellent electrostatic control over the channel. However, the phenomena of self-heating and hot carrier injection (HCI) severely affect the performance of the device, and make the behaviour of the DPGAA FET very unpredictable. In the present article, a comprehensive investigation under the influence of self-heating effects has been done for the variation in the lattice and carrier temperature against spacer length, ambient temperature, device length, and thermal contact resistance including ON and Off currents with gate bias voltage (VGS). In order to analyse the SHEs, the hydrodynamic (HD) and thermodynamic (TD) transport models have been used for three-dimensional (3D) electrothermal (ET) simulation. The Lucky (hot carrier injection) model has been used to study the HCI degradation in DPGAA MOSFET using Sentaurus 3D TCAD simulator.
Source: openaire · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Semiconductor materials and devices · Advancements in Semiconductor Devices and Circuit Design · Silicon Carbide Semiconductor Technologies
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (31)
Show source-provided references
1. GAA FET Technology Market – Forecast (2021–2026) [Online] available: https://www.industryarc.com/Report/19199/GAA-FET-technology market.html. Accessed 15 August 2021
2. Lu W, Xie P, Lieber CM (2008) Nanowire transistor performance limits and application. IEEE trans. Electron Devices 55:2859–287610.1109/TED.2008.2005158 ↗
3. International Roadmap for Devices and Systems (IRDS):2017. [Online] Available:https://irds.ieee.org/images/files/pdf/2017/2017IRDS_ES.pdf. Accessed 15 August 2021
4. Nancy Cohen Samsung at foundry event talks about 3nm, MBCFET developments [Online] Available:https://techxplore.com/news/2019-05-samsung-foundry-event-3nmmbcfet.html. Accessed 15 August 2021
5. Jurczak M, Skotnicki T, Gwoziecki R, Paoli M, Tormen B, Ribot P, Dutartre D, Monfiray S, Galvier J (2001) Dielectric pocket- a new concept of the junctions for deca-nanometric CMOS devices. IEEE Trans Electron Devices 48:1770–177410.1109/16.936706 ↗
6. Awasthi H, Kumar N, Purwar V, Dubey S (2020) Impact of temperature on analog/RF performance of dielectric pocket gate-all-around (DPGAA) MOSFETs. Silicon 13:2071–2075. https://doi.org/10.1007/s12633-020-00610-210.1007/s12633-020-00610-2 ↗
7. Purwar V, Gupta R, Kumar N, Awasthi H, Dixit VK, Singh K, Dubey S, Tiwari PK (2020) Investigating linearity and effect of temperature variation on analog/RF performance of dielectric pocket high-k double gate-all-around (DP-DGAA) MOSFETs. Appl Phys A Mater Sci Process 126. https://doi.org/10.1007/s00339-020-03929-010.1007/s00339-020-03929-0 ↗
8. Pop E, Sinha S (2006) Goodson K (2006) heat generation and transport in nanometer-scale transistors. Proc IEEE 94:1601–160110.1109/JPROC.2006.879794 ↗
9. Pop E (2010) Energy dissipation and transport in nanoscale devices. Nano Res 3:147–19610.1007/s12274-010-1019-z ↗
10. Rhyner R, Luiser M (2016) Minimizing self-heating and heat dissipation in ultrascaled nanowire transistors. Nano Lett 16:1022–102610.1021/acs.nanolett.5b04071 ↗
11. Jiang H, Shin S, Liu X, Zhang X, Alam MA (2016) Characterization of self-heating leads to universal scaling of HCI degradation of multi-fin SOI FinFETs. Proc int reliabi phys electron sympo:2A.3.1–2A.3.7
12. Shrivastava M, Agrawal M, Mahajan S, Gossner H, Schulz T, Sharma DK, Rao VR (2012) Physical insight toward heat transport and an improved electrothermal modeling framework for FinFET architectures. IEEE Trans Electron Devices 59:1353–136310.1109/TED.2012.2188296 ↗
13. Nakagome Y, Takeda Y, Kume H, Asai S (1982) New observation of hot-carrier injection phenomena. Jpn J Appl Phys 22:9910.7567/JJAPS.22S1.99 ↗
14. Venkateswarlu S, Sudarsanan A, Singh SG, Nayak K (2018) Ambient temperature-induced device self-heating effects on multi-fin Si n-FinFET performance. IEEE Trans Electron Devices 65:2721–272810.1109/TED.2018.2834979 ↗
15. Braccioli M, Curatola G, Yang Y, Sangiorgi E, Fiegna C (2009) Simulation of self-heating effects in different SOI MOS architectures. Solid State Electron 53:445–45110.1016/j.sse.2008.09.020 ↗
16. Srinivas PSTN, Kumar A, Jit S, Tiwari PK (2020) Self-heating effects and hot carrier degradation in In0.53Ga0.47As gate-all-around MOSFETs. Semicond Sci Technol 35:065008. https://doi.org/10.1088/1361-6641/ab7f9b10.1088/1361-6641/ab7f9b ↗
17. Park JY, Lee BH, Chang KS, Kim DU, Jeong C, Kim CK, Bae H, Choi YK (2017) Investigation of self-heating effects in gate-all-around MOSFETs with vertically stacked multiple silicon nanowire channels. IEEE Trans on Electron Devices 64:4393–439910.1109/TED.2017.2749324 ↗
18. Shin SH, Wahab MA, Masuduzzaman M, Maize K, Gu J, Si M, Shakouri A, Ye PD, Alam MA (2015) Direct observation of self-heating in III-V gate-all-around nanowire MOSFETs. IEEE Trans on Electron Dev 62:3516–352310.1109/TED.2015.2444879 ↗
19. Kompala BK, Kushwaha P, Agarwal H, Khandelwal S, Duarte J-P, Hu C, Chauhan YS (2016) Modeling of nonlinear thermal resistance in FinFET. Jpn J Appl Phys 55:04ED1110.7567/JJAP.55.04ED11 ↗
20. Pala MG, Cresti A (2015) Increase of self-heating in nanodevice induced by surface roughness: A full quantum study. J Appl Phys 117:084313-1-810.1063/1.4913511 ↗
21. Asheghi M, Behkam B,Yazdani K, Joshi R,Goodson K E (2002)Thermal conductivity model for thin silicon-on-insulator layers at high temperatures. Proc IEEE Int SOI Conf., pp. 51-5210.1109/SOI.2002.1044411 ↗
22. Kumar A, Srinivas PSTN, Tiwari PK (2019) An insight into self-heating effects and its implications on hot carrier degradation for silicon-nanotube-based double gate-all-around (DGAA) MOSFETs. IEEE J Elect Dev Soc 7:1100–1108. https://doi.org/10.1109/JEDS.2019.294760410.1109/JEDS.2019.2947604 ↗
23. Banchhor S, Chauhan N, Anand B (2021) A new physical insight into the zero-temperature coefficient with self-heating in silicon-on-insulator fin field-effect transistor. Semicond Sci Technol 36:035005. https://doi.org/10.1088/1361-6641/abd22010.1088/1361-6641/abd220 ↗
24. Myeong I, Shin H (2021) Study on self-heating effect and lifetime in vertical-channel field effect transistor. Microelectron Reliab 119:114093. https://doi.org/10.1016/j.microrel.2021.11409310.1016/j.microrel.2021.114093 ↗
25. Liu R, Li X, Sun Y, Shi Y (2020) A vertical combo spacer to optimize Electrothermal characteristics of 7-nm Nanosheet gate-all-around transistor. IEEE Trans On Elect Device 87:2249–225410.1109/TED.2020.2988655 ↗
26. Sun J, Li X, Sun Y, Shi Y (2020) Impact of geometry, doping, temperature, and boundary conductivity on thermal characteristics of 14-nm bulk and SOI FinFETs. IEEE Trans On Elect Dev Material and Reliability 20:119–12710.1109/TDMR.2020.2964734 ↗
27. Jiang PC, Lai YS, Chen JS (2006) Dependence of crystal structure and work function of WNX films on the nitrogen content. Appl Phys Lett 89:1–3
28. Synopsys (2016) Sentaurus Device User Guide-2016 Version N-2017.09, Mountain View CA USA
29. Ferry DK (2013) Semiconductors bonds and bands. IOP Publishing, Bristol, UK, Sep. 2013. https://doi.org/10.1088/978-0-750-31044-410.1088/978-0-750-31044-4 ↗
30. Hu C (1979) Lucky-electron model of channel hot-electron emission. IEDM Tech Dig 22
31. Shin S, Wahab MA, Masuduzzman M, Si M, Gu J, Ye PD, Alam MA (2014) Origin and implications of hot carrier degradation of gate-all-around nanowire III-V MOSFETs. Proc. IEEE Int. Rel Phys Symp 4A(3):1–4A.3