Finite Element Simulation of Stress Distribution and Strain Model Optimization for Strain-Inducing SOI Wafers with Highly Stressed SiN Films
Bibliographic record
Abstract
No abstract is available for this record. The assistant can identify its topic from the title, but cannot infer the study’s results.
Source: Not provided · Quality: missing
Research context
OpenAlex topics: Advanced Surface Polishing Techniques · Thin-Film Transistor Technologies · Integrated Circuits and Semiconductor Failure Analysis
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (25)
Show source-provided references
1. Rim K, Anderson R, Boyd D et al (2003) Strained Si CMOS (SS CMOS) technology: opportunities and challenges. Solid-State Electron 47:1133–113910.1016/S0038-1101(03)00041-8 ↗
2. Zhang R et al (2017) Nanoscale Integrated Circuits——The Manufacturing Process, 2nd edn. Beijing, China
3. Yang BF, Cai M (2011) Advanced strain engineering for state-of-the-art nanoscale CMOS technology. Sci Chin Inf Sci 54:946–95810.1007/s11432-011-4224-9 ↗
4. Chen C-H, Lee TL, Hou TH et al (2004) Stress memorization technique (SMT) by selectively strained-nitride capping for sub-65nm high-performance strained-Si device application. Digest of Technical Papers. 2004 Symposium on VLSI Technology. Honolulu: IEEE 2004: 56–57
5. Huang R, Zhang G, Li Y et al (2006) SOI CMOS technology and its applications, 1st edn. Beijing, China
6. Yamaguchi Y, Ishibashi A, Shimizu M et al (1993) A high speed 0.6-μm 16 K CMOS gate array on a thin SIMOX film. IEEE Trans Electron Devices 40:179–18610.1109/16.249442 ↗
7. Zhang P, Tevaarwerk E, Park BN et al (2006) Electronic transport in nanometer-scale silicon-on-insulator membranes. Nature 439:70310.1038/nature04501 ↗
8. Noguchi M, Numata T, Mitani Y et al (2001) Back gate effects on threshold voltage sensitivity to SOI thickness in fully-depleted SOI MOSFETs. IEEE Electron Device Lett 22:32–3410.1109/55.892435 ↗
9. Schippel C, Lehmann S, Ong SN et al (2018) A 22nm FDSOI Technology with integrated 3.3V/5V/6.5V RFLDMOS Devices for IOT SOC applications. 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unifed Conference (S3S). Burlingame: IEEE 2018:1–310.1109/S3S.2018.8640206 ↗
10. Sharma R, Rana AK, Kaushal S et al (2022) Analysis of underlap strained silicon on insulator MOSFET for accurate and compact modeling. Silicon 14:2793–280110.1007/s12633-021-01059-7 ↗
11. Cheng K, Khakifrooz A (2016) Fully depleted SOI (FDSOI) technology[J]. Sci Chin Inf Sci 59:06140210.1007/s11432-016-5561-5 ↗
12. Lauer I, Antoniadis DA (2005) Enhancement of electron mobility in ultrathin-body silicon-on-insulator MOSFETs with uniaxial strain. IEEE Electron Device Lett 26:314–31610.1109/LED.2005.846582 ↗
13. Jeong Y, Miyaji K, Saraya T et al (2009) Silicon nanowire n-type metal-oxide-semiconductor field-effect transistors and single-electron transistors at room temperature under uniaxial tensile strain. J Appl Phys 105:08451410.1063/1.3115448 ↗
14. Usuda K, Mizuno T, Tezuka T et al (2004) Strain relaxation of strained-Si layers on SiGe-on-insulator (SGOI) structures after mesa isolation. Appl Surf Sci 224:113–11610.1016/j.apsusc.2003.11.058 ↗
15. Murray CE, Sankarapandian M, Polvino SM et al (2007) Submicron mapping of strained silicon-on-insulator features induced. Appl Phys Lett 90:17191910.1063/1.2732180 ↗
16. Zhang L, Lou H, He J, Chan M (2011) Uniaxial strain effects on electron ballistic transport in gate-all-around silicon nanowire MOSFETs. IEEE Trans Electron Devices 58:3829–383610.1109/TED.2011.2165215 ↗
17. Miao D, Wu S, Dai X et al (2018) The formation mechanism of globally biaxial strain in He+ implanted silicon-on-insulator wafer based on the plastic deformation and smooth sliding of buried SiO2 film. Appl Phys Lett 113:22160210.1063/1.5050829 ↗
18. Jing Y, Xu H, Miao D et al (2023) The strain model for globally strained silicon on insulator wafer based on high-stress SiN film deposition. Silicon 15:5115–512010.1007/s12633-023-02390-x ↗
19. Hu JZ, Spain IL (1984) Phases of silicon at high pressure. Solid State Commun 51:263–26610.1016/0038-1098(84)90683-5 ↗
20. Lynch JF, Ruderer CG, Duckworth WH (1966) Engineering properties of selected ceramic materials. The American Ceramic Society
21. Luysberg M, Kirch D, Trinkaus H et al (2002) Effect of helium ion implantation and annealing on the relaxation behavior of pseudomorphic Si1−xGex buffer layers on Si (100) substrates. J Appl Phys 92:4290–429510.1063/1.1504496 ↗
22. Wan Q, Shi C (1995) Encyclopedia of Materials Science and Technology, 1st edn. Beijing, China
23. Fu MW, Wang JL (2021) Size effects in multi-scale materials processing and manufacturing. Int J Mach Tools Manuf 167:10375510.1016/j.ijmachtools.2021.103755 ↗
24. Wu S, Miao D, Dai X et al (2018) Fabrication and characterization of uniaxially strained SOI with wafer level by mechanical bending and annealing. AIP Adv 8:04530810.1063/1.5024444 ↗
25. Dai X, Shao C, Hao Y (2013) Uniaxially strained silicon on insulator with wafer level prepared by mechanical bending and annealing. Appl Phys Express 6:08130210.7567/APEX.6.081302 ↗