Optimizing AES S-Box Implementation: A SAT-Based Approach with Tower Field Representations
Source abstract
Abstract
The efficient implementation of the Advanced Encryption Standard (AES) is crucial for network data security. This paper presents novel hardware implementations of the AES S-box, a core component, using tower field representat... | Find, read and cite all the research you need on Tech Science Press
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Fault Detection and Control Systems · Software Reliability and Analysis Research · Advanced Software Engineering Methodologies
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (25)
Show source-provided references
1. Trust management scheme based on hybrid cryptography for secure communications in VANETs10.1109/TVT.2020.2981127 ↗
2. Internet of things security: a multi-agent-based defense system design10.1016/j.compeleceng.2023.108961 ↗
3. National Institute of Standards and Technology. Advanced Encryption Standard (AES). Federal Information Processing Standards Publication (FIPS PUB 197). U.S. Department of Commerce; 2021 [cited 2024 Dec 10]. Available from: https://csrc.nist.gov/files/pubs/fips/197/final/docs/fips-197.pdf.
4. Novel high throughput-to-area efficiency and strong-resilience datapath of AES for lightweight implementation in IoT devices10.1109/JIOT.2024.3359714 ↗
5. The design of a high-throughput hardware architecture for the AES-GCM algorithm10.1109/TCE.2023.3332872 ↗
6. Optimized quantum circuit of AES with interlacing-uncompute structure10.1109/TC.2024.3449094 ↗
7. Efficient Rijndael encryption implementation with composite field arithmetic
8. A compact Rijndael hardware architecture with S-box optimization
9. A very compact S-box for AES
10. Nogami · 2010 · 234
11. Nekado · Advances in information and computer security · 2012 · 5110.1007/978-3-642-34117-5_4 ↗
12. A new combinational logic minimization technique with applications to cryptology
13. Boyar · Information security and privacy research · 2012 · 28710.1007/978-3-642-30436-1_24 ↗
14. Ueno · 2015 · 63
15. Ueno · J Cryptographic Eng · 2019 · 9 · 10110.1007/s13389-018-0187-8 ↗
16. Smashing the implementation records of AES S-box10.46586/tches.v2018.i2.298-336 ↗
17. New low-area designs for the AES forward, inverse and combined S-boxes10.1109/TC.2019.2922601 ↗
18. New circuit minimization techniques for smaller and faster AES S-boxes10.46586/tches.v2019.i4.91-125 ↗
19. AES S-box hardware with efficiency improvement based on linear mapping optimization
20. Low area and low power threshold implementation design technique for AES S-box
21. Analysis of S-box hardware resources to improve AES intrinsic security against power attacks10.1109/LES.2024.3478070 ↗
22. PEIGEN-A platform for evaluation, implementation, and generation of S-boxes10.46586/tosc.v2019.i1.330-394 ↗
23. Towards low-latency implementation of linear layers10.46586/tosc.v2022.i1.158-182 ↗
24. Pushing the limits: searching for implementations with the smallest area for lightweight S-boxes
25. Novel optimized implementations of lightweight cryptographic S-boxes via SAT solvers