MCRO-PUF: A Novel Modified Crossover RO-PUF with an Ultra-Expanded CRP Space
Source abstract
Abstract
With the expanding use of the Internet of Things (IoT) devices and the connection of humans and devices to the Internet, the need to provide security in this field is constantly growing. The conventional cryptographic solutions need the IoT device to store secret keys in its non-volatile memory (NVM) leading the system to be vulnerable to physical attacks. In addition, they are not appropriate for IoT applications due to their complex calculations. Thus, physically unclonable functions (PUFs) have been introduced to simultaneously address these issues. PUFs are lightweight and easy-to-access hardware security primitives which employ the unique characteristics of integrated circuits (ICs) to generate secret keys. Among all proposed PUFs, ring oscillator PUF (RO-PUF) has had a more suitable structure for hardware implementation because of its high reliability and easier providing of circuital symmetry. However, RO-PUF has not been so attractive for authentication purposes due to its limited supported challenge-response pairs (CRPs). A few efforts have been made in recent years that could successfully improve the RO-PUF CRP space, such as configurable RO-PUF (CRO-PUF). In this paper, by considerably improving the CRO-PUF structure and adding spare paths, we propose a novel strong RO-PUF structure that exponentially grows the CRP space and dramatically reduces the hardware cost. We implement our design on a simple and low-cost FPGA chip named XC6SLX9-2tqg144, stating that the proposed design can be used in IoT applications. In addition, to improve the CRP space, our design creates a suitable improvement in different security/performance terms of the generated responses, and dramatically outperforms the state-of-the-art. The average reliability, uniqueness, and uniformity of the responses generated are 99.55%, 48.49%, and 50.99%, respectively.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Physical Unclonable Functions (PUFs) and Hardware Security · Advanced Memory and Neural Computing · Integrated Circuits and Semiconductor Failure Analysis
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (33)
Show source-provided references
1. Configurable ring oscillator PUF using hybrid logic gates10.1109/ACCESS.2020.3021205 ↗
2. R. Silwal, “Asynchronous physical unclonable function using FPGA-based self-timed ring oscillator,” M.Sc. Thesis, University of Toledo, USA, 2013.10.1145/2554688.2554745 ↗
3. B. Habib, “Design, implementation and analysis of efficient FPGA based physical unclonable functions,” Ph.D. Dissertation, George Mason University, USA, 2016.
4. FPGA-based physical unclonable functions: A comprehensive overview of theory and architectures10.1016/j.vlsi.2021.06.001 ↗
5. S. Khoshroo, “Design and evaluation of FPGA-based hybrid physically unclonable functions,” M.Sc. Thesis, University of Western Ontario, Canada, 2013.
6. A flip-flop based arbiter physical unclonable function (APUF) design with high entropy and uniqueness for FPGA implementation10.1109/TETC.2019.2935465 ↗
7. H. Gu, “Robust and energy efficient hardware-oriented security for IoT systems and applications,” Ph.D. Dissertation, University of California Los Angles, USA, 2019.
8. A lightweight mutual authentication for smart grid neighborhood area network communications based on physically unclonable function10.1109/JSYST.2019.2963235 ↗
9. Mutual authentication in IoT systems using physical unclonable functions10.1109/JIOT.2017.2703088 ↗
10. A lightweight authentication scheme for V2G communications: A PUF-based approach ensuring cyber/physical security and identity/location privacy10.3390/electronics9091479 ↗
11. K. Sharad, “Analysis of machine learning modeling attacks on ring oscillator based hardware security,” M.Sc. Thesis, University of Toledo, USA, 2018.
12. A ring oscillator-based PUF with enhanced challenge-response pairs10.1109/CJECE.2016.2521877 ↗
13. An aging-resistant RO-PUF for reliable key generation
14. Semi-invasive EM attack on FPGA RO-PUFs and countermeasures
15. Frequency offset-based ring oscillator physical unclonable function10.1109/TMSCS.2018.2877737 ↗
16. A large scale characterization of RO-PUF
17. Improving the quality of a physical unclonable function using configurable ring oscillators
18. A highly flexible ring oscillator PUF
19. Improved ring oscillator PUF: An FPGA-friendly secure primitive10.1007/s00145-010-9088-4 ↗
20. Crossover ring oscillator PUF
21. Physical unclonable function-based key sharing via machine learning for IoT security10.1109/TIE.2019.2938462 ↗
22. Lightweight and energy-efficient implementation of an unclonable WSN nodes on PSoC
23. Physical unclonable functions for device authentication and secret key generation
24. Obtaining statistically random information from silicon physical unclonable functions10.1109/TETC.2014.2316497 ↗
25. A robust physical unclonable function with enhanced challenge-response set10.1109/TIFS.2011.2165540 ↗
26. Interconnect-based PUF with signature uniqueness enhancement10.1109/TVLSI.2019.2943686 ↗
27. Novel randomized placement for FPGA based robust ROPUF with improved uniqueness10.1007/s10836-019-05829-5 ↗
28. Efficient and lightweight FPGA-based hybrid PUFs with improved performance10.1016/j.micpro.2020.103180 ↗
29. Routing density analysis of area-efficient ring oscillator physically unclonable functions10.3390/app11209730 ↗
30. Homogeneous and heterogeneous feed-forward XOR physical unclonable functions10.1109/TIFS.2020.2968113 ↗
31. A performance comparison between different approaches for implementation of FPGA-based arbiter physical unclonable function
32. Compact SRAM-based PUF chip employing body voltage control technique10.1109/ACCESS.2022.3153359 ↗
33. Design and implementation of enhanced PUF architecture on FPGA10.1080/21681724.2020.1859141 ↗