Characterization of Memory Access in Deep Learning and Its Implications in Memory Management
Source abstract
Abstract
Due to the recent trend of software intelligence in the Fourth Industrial Revolution, deep learning has become a mainstream workload for modern computer systems. Since the data size of deep learning increasingly grows, managi... | Find, read and cite all the research you need on Tech Science Press
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Advanced Neural Network Applications · Cloud Computing and Resource Management · Advanced Data Storage Technologies
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (42)
Show source-provided references
1. A survey of deep learning and its applications: A new paradigm to machine learning10.1007/s11831-019-09344-w ↗
2. Machine learning and credit ratings prediction in the age of fourth industrial revolution10.1016/j.techfore.2020.120309 ↗
3. Asset management in machine learning: State-of-research and state-of-practice10.1145/3543847 ↗
4. Deep learning-based image recognition for autonomous driving10.1016/j.iatssr.2019.11.008 ↗
5. A review of plant phenotypic image recognition technology based on deep learning10.3390/electronics10010081 ↗
6. Mobile data science and intelligent apps: Concepts, AI-based modeling and research directions10.1007/s11036-020-01650-z ↗
7. Eliminating periodic flush overhead of file I/O with non-volatile buffer cache10.1109/TC.2014.2349525 ↗
8. An approximate memory architecture for a reduction of refresh power consumption in deep learning applications
9. Integrated scheduling of real-time and interactive tasks for configurable industrial systems10.1109/TII.2021.3067714 ↗
10. What is a good buffer cache replacement scheme for mobile flash storage
11. Performance trade-offs in using NVRAM write buffer for flash memory-based storage devices10.1109/TC.2008.224 ↗
12. Corbato · Honor of Philip M. Morse · 1969 · 217
13. Tensorflow, https://www.tensorflow.org/
14. Pytorch, https://pytorch.org/
15. Valgrind: A framework for heavyweight dynamic binary instrumentation10.1145/1273442.1250746 ↗
16. Pin: Building customized program analysis tools with dynamic instrumentation
17. Memory access traces, https://github.com/oslab-ewha/memtrace
18. IMDB, https://ai.stanford.edu/~amaas/data/sentiment/
19. Spam Collection Data Set, https://archive.ics.uci.edu/ml/datasets/sms+spam+collection
20. Fashion MNIST, https://github.com/zalandoresearch/fashion-mnist
21. MNIST, http://yann.lecun.com/exdb/mnist/
22. Zipf · Human Behavior and the Principle of Least Effort · 1949
23. Web caching and Zipf-like distributions: Evidence and implications
24. Channel reordering and prefetching schemes for efficient IPTV channel navigation10.1109/TCE.2010.5505959 ↗
25. Using full reference history for efficient document replacement in web caches
26. Non-volatile memory based page swapping for building high-performance mobile devices10.1109/TC.2017.2711620 ↗
27. Intel OptaneTM Persistent Memory, https://www.intel.com/content/www/us/en/products/docs/memory-storage/optane-persistent-memory/overview.html
28. Empirical study of NVM storage: An operating system’s perspective and implications
29. TA-LRW: A replacement policy for error rate reduction in STT-MRAM caches10.1109/TC.2018.2875439 ↗
30. CAR: Clock with adaptive replacement
31. 2Q: A low overhead high performance buffer management replacement algorithm
32. Write latency reduction techniques of state-of-the-art phase change memory
33. Failure-atomic byte-addressable R-tree for persistent memory10.1109/TPDS.2020.3028699 ↗
34. ROCKY: A robust hybrid on-chip memory kit for the processors with STT-MRAM cache technology
35. A. Rucker, A. Bartolo and C. Chute, “NVM cache with predictive allocation,” 2017. [Online]. Available: https://stanford.edu/~bartolo/assets/nvm-cache.pdf
36. H-ARC: A non-volatile memory based cache policy for solid state drives
37. A new MRAM-based process in-memory accelerator for efficient neural network training with floating point precision
38. Miss penalty aware cache replacement for hybrid memory systems10.1109/TCAD.2020.2966482 ↗
39. Flikker: Saving DRAM refresh-power through critical data partitioning10.1145/1961296.1950391 ↗
40. Mnemosyne: Lightweight persistent memory10.1145/1961295.1950379 ↗
41. STAIR: High reliable STT-MRAM aware multi-level I/O cache architecture by adaptive ECC allocation
42. The CacheLib project, https://cachelib.org/docs/Cache_Library_Architecture_Guide/hybrid_cache/