Show source-provided references
6. van Leeuwen P. W. · 2019 · 1
34. Auth, C.; Aliyarukunju, A.; Asoro, M.; Bergstrom, D.; Bhagwat, V.; Birdsall, J.; Bisnik, N.; Buehler, M.; Chikarmane, V.; Ding, G.; Fu, Q.; Gomez, H.; Han, W.; Hanken, D.; Haran, M.; Hattendorf, M.; Heussner, R.; Hiramatsu, H.; Ho, B.; Jaloviar, S.; Jin, I.; Joshi, S.; Kirby, S.; Kosaraju, S.; Kothari, H.; Leatherman, G.; Lee, K.; Leib, J.; Madhavan, A.; Marla, K.; Meyer, H.; Mule, T.; Parker, C.; Parthasarathy, S.; Pelto, C.; Pipes, L.; Post, I.; Prince, M.; Rahman, A.; Rajamani, S.; Saha, A.; Santos, J. D.; Sharma, M.; Sharma, V.; Shin, J.; Sinha, P.; Smith, P.; Sprinkle, M.; Amour, A. St.; Staus, C.; Suri, R.; Towner, D.; Tripathi, A.; Tura, A.; Ward, C.; Yeoh, A. In A 10 nm High Performance and Low-Power CMOS Technology Featuring 3rd Generation FinFET Transistors, Self-Aligned Quad Patterning, Contact over Active Gate and Cobalt Local Interconnects, 2017 IEEE International Electron Devices Meeting (IEDM); IEEE, 2017.
10.1109/IEDM.2017.8268472 ↗36. Hu, C.K.; Kelly, J.; Chen, J. H.C.; Huang, H.; Ostrovski, Y.; Patlolla, R.; Peethala, B.; Adusumilli, P.; Spooner, T.; Gignac, L. M.; Bruley, J.; Breslin, C.; Cohen, S. A.; Lian, G.; Ali, M.; Long, R.; Hornicek, G.; Kane, T.; Kamineni, V.; Zhang, X.; Mont, F.; Siddiqui, S. In Electromigration and Resistivity in On-Chip Cu, Co and Ru Damascene Nanowires, 2017 IEEE International Interconnect Technology Conference (IITC); IEEE, 2017; pp 1–3.
10.1109/IITC-AMC.2017.7968977 ↗38. van der Veen, M. H.; Heyler, N.; Pedreira, O. V.; Ciofi, I.; Decoster, S.; Gonzalez, V. V.; Jourdan, N.; Struyf, H.; Croes, K.; Wilson, C. J.; Tőkei, Z. In Damascene Benchmark of Ru, Co and Cu in Scaled Dimensions, 2018 IEEE International Interconnect Technology Conference (IITC); IEEE, 2018; pp 172–174.
10.1109/IITC.2018.8430407 ↗42. Hu, C.K.; Gignac, L.; Lian, G.; Cabral, C.; Motoyama, K.; Shobha, H.; Demarest, J.; Ostrovski, Y.; Breslin, C. M.; Ali, M.; Benedict, J.; McLaughlin, P. S.; Ni, J.; Liu, X. H. In Mechanisms of Electromigration Damage in Cu Interconnects, 2018 IEEE International Electron Devices Meeting (IEDM); IEEE, 2018.
10.1109/IEDM.2018.8614678 ↗46. Taiwan Semiconductor Manufacturing Company Limited. 3 nm Technology, 2023. http://www.tsmc.com/english/dedicatedFoundry/technology/logic/l_3nm.
47. Murdoch, G.; Bömmels, J.; Wilson, C. J.; Gavan, K. B.; Le, Q. T.; Tőkei, Z.; Clark, W. In Feasibility Study of Fully Self Aligned Vias for 5 nm Node BEOL, 2017 IEEE International Interconnect Technology Conference (IITC); IEEE, 2017.
10.1109/IITC-AMC.2017.7968958 ↗